TIDT246 September 2021
The loop stability of the boost converter is shown in the following plot. The plot was obtained with the LLC converter disabled and a resistive load applied across J2.