Power Reference Design for Xilinx® Zynq® UltraScale+™ MPSoC Applications

Revision History

Changes from * Revision (June 2019) to A Revision

• Changed ZUS9DR to ZU21DR because the design does not include the additional RF railsGo
• Added note explaining additional power requirements for RFSoCsGo