TIDUEX0A November   2020  – December 2020

 

  1.   1
  2.   2
  3.   3
  4.   4
  5.   5
  6.   6
  7.   7
  8.   8
    1.     9
    2.     10
    3.     11
  9.   12
    1.     13
    2.     14
    3.     15
    4.     16
  10.   17
    1.     18
      1.      19
      2.      20
      3.      21
      4.      22
      5.      23
    2.     24
    3.     25
    4.     26
  11.   27

3.2 Design Considerations

  • Showcase DRA821 SoC features targeted at gateway applications
  • Demonstrate optimized system reference design
    • 8-layer PCB design
    • Optimized power architecture
    • Integrated Ethernet switch and multi-CAN support
    • IO standby support
  • Minimize total system BOM

Power Considerations

GUID-20201021-CA0I-5BKL-T7BB-XQDZKJCHKTVS-low.gif Figure 3-3 Power Tree Design