TIDUEZ6 December   2021 TPS62912 , TPS62913

 

  1.   Description
  2.   Resources
  3.   Features
  4.   Applications
  5.   5
  6. 1System Overview
    1. 1.1 Key System Level Specifications
    2. 1.2 System Description
    3. 1.3 Block Diagram
    4. 1.4 Design Considerations
      1. 1.4.1 Frequency Band and Applications
        1. 1.4.1.1 RF Transceiver Synchronization Challenges
        2. 1.4.1.2 JESD204B-Compliant Multichannel Phase Synchronized Clocks Generation
      2. 1.4.2 Clock Jitter and System SNR
      3. 1.4.3 Power-Supply Selection
      4. 1.4.4 Highlighted Products
        1. 1.4.4.1 AFE7950
        2. 1.4.4.2 LMX2820
        3. 1.4.4.3 LMK04832
        4. 1.4.4.4 TPS62913 and TPS62912
        5. 1.4.4.5 LMK1C1104
  7. 2Hardware, Software, Testing Requirements, and Test Results
    1. 2.1 Required Hardware and Software
      1. 2.1.1 Hardware
        1. 2.1.1.1 Clocking Board Setup
        2. 2.1.1.2 FMC-to-FMC Adapter Board Setup
        3. 2.1.1.3 AFE7950EVM Setup
        4. 2.1.1.4 TSW14J56EVM Setup
        5. 2.1.1.5 Hardware Setup of Multiple Transceiver Synchronization
      2. 2.1.2 Software
        1. 2.1.2.1 TIDA-010230 Clocking Board GUI
        2. 2.1.2.2 AFE7950 EVM GUI
        3. 2.1.2.3 High-Speed Data Converter (HSDC) Pro
        4. 2.1.2.4 Programming Steps
        5. 2.1.2.5 Clocking Board Programming Sequence
        6. 2.1.2.6 Latte SW and HSDC Pro Setup
    2. 2.2 Test Setup
    3. 2.3 Test Results
      1. 2.3.1 LMX2820 Phase-Noise Performance
      2. 2.3.2 AFE7950 Transmitter Performance
      3. 2.3.3 AFE7950 Receiver Performance
      4. 2.3.4 Multiple AFE7950s TX and RX Alignment
      5. 2.3.5 Summary and Conclusion
  8. 3Design and Documentation Support
    1. 3.1 Design Files
      1. 3.1.1 Schematics
      2. 3.1.2 BOM
    2. 3.2 Tools and Software
    3. 3.3 Documentation Support
    4. 3.4 Support Resources
    5. 3.5 Trademarks
  9. 4About the Author
  10. 5Acknowledgement

2.3.3 AFE7950 Receiver Performance

Table 2-4 shows the measured SNR performance of the AFE7950 receiver for 2x2RX_44210 mode and decimation factor of 6 at various frequencies. Measured SNR of the receiver with the proposed TIDA-01230 clocking solution is improved compared to the AFE7950 internal PLL clocks and is comparable with the external clock source from the signal generator.

Table 2-4 AFE7950 Receiver Performance
Parameters Conditions Unit AFE7950
Data Sheet Specifications		 TIDA-010230 Measured AFE7950EVM Measured
(INT CLK)		 AFE7950EVM Measured
(EXT CLK)
SNR DSA – 4 dB,
–3 dBFs input signal
840 dBFs 63.2 67.29 67.29 67.36
1750 dBFs 60.9 66.15 66.2 66.68
2610 dBFs 62.5 64.6 64 64.5
3700 dBFs 62.2 62.19 60.4 62.57
4910 dBFs 60 60.44 59 60.87
9500 dBFs 44.4 44.21 44.33