TIDUF13 November 2022 ADS117L11 , ADS127L11
The frequency-domain plot shown in Figure 4-16 were taken at 10-VPP, 16.002-MHz sinusoidal signal applied to ch1. This setting simulates the clock image frequency at the input. Output spectrum shows no sign of clock intermodulation, and that the clock rejection is below the noise level.