Figure 3-1 shows the test setup block diagram. Figure 3-2 shows a picture of the board with the RF connector cables for all 16 differential
clock outputs and 16 differential SysRef signals.
Figure 3-1 Reference Design Test
Setup
Figure 3-2 Cascaded Clock Distribution
Board with RF Cables