SLASEO7C
March 2019 – September 2021
MSP430FR2475
,
MSP430FR2476
PRODUCTION DATA
1
Features
2
Applications
3
Description
4
Functional Block Diagram
5
Revision History
6
Device Comparison
6.1
Related Products
7
Terminal Configuration and Functions
7.1
Pin Diagrams
7.2
Pin Attributes
7.3
Signal Descriptions
7.4
Pin Multiplexing
7.5
Buffer Types
7.6
Connection of Unused Pins
8
Specifications
8.1
Absolute Maximum Ratings
8.2
ESD Ratings
8.3
Recommended Operating Conditions
8.4
Active Mode Supply Current Into VCC Excluding External Current
8.5
Active Mode Supply Current Per MHz
8.6
Low-Power Mode LPM0 Supply Currents Into VCC Excluding External Current
8.7
Low-Power Mode (LPM3, LPM4) Supply Currents (Into VCC) Excluding External Current
8.8
Low-Power Mode LPMx.5 Supply Currents (Into VCC) Excluding External Current
8.9
Typical Characteristics – Low-Power Mode Supply Currents
8.10
Current Consumption Per Module
8.11
Thermal Resistance Characteristics
8.12
Timing and Switching Characteristics
8.12.1
Power Supply Sequencing
8.12.1.1
PMM, SVS and BOR
8.12.2
Reset Timing
8.12.2.1
Wake-up Times From Low-Power Modes and Reset
8.12.3
Clock Specifications
8.12.3.1
XT1 Crystal Oscillator (Low Frequency)
8.12.3.2
DCO FLL, Frequency
8.12.3.3
DCO Frequency
8.12.3.4
REFO
8.12.3.5
Internal Very-Low-Power Low-Frequency Oscillator (VLO)
8.12.3.6
Module Oscillator (MODOSC)
8.12.4
Digital I/Os
8.12.4.1
Digital Inputs
8.12.4.2
Digital Outputs
8.12.4.3
Typical Characteristics – Outputs at 3 V and 2 V
8.12.5
Internal Shared Reference
8.12.5.1
Internal Reference Characteristics
8.12.6
Timer_A and Timer_B
8.12.6.1
Timer_A
8.12.6.2
Timer_B
8.12.7
eUSCI
8.12.7.1
eUSCI (UART Mode) Clock Frequency
8.12.7.2
eUSCI (UART Mode) Timing Characteristics
8.12.7.3
eUSCI (SPI Master Mode) Clock Frequency
8.12.7.4
eUSCI (SPI Master Mode)
8.12.7.5
eUSCI (SPI Slave Mode)
8.12.7.6
eUSCI (I2C Mode)
8.12.8
ADC
8.12.8.1
ADC, Power Supply and Input Range Conditions
8.12.8.2
ADC, Timing Parameters
8.12.8.3
ADC, Linearity Parameters
8.12.9
Enhanced Comparator (eCOMP)
8.12.9.1
eCOMP0 Characteristics
8.12.10
FRAM
8.12.10.1
FRAM Characteristics
8.12.11
Debug and Emulation
8.12.11.1
JTAG, 4-Wire and Spy-Bi-Wire Interface
9
Detailed Description
9.1
Overview
9.2
CPU
9.3
Operating Modes
9.4
Interrupt Vector Addresses
9.5
Bootloader (BSL)
9.6
JTAG Standard Interface
9.7
Spy-Bi-Wire Interface (SBW)
9.8
FRAM
9.9
Memory Protection
9.10
Peripherals
9.10.1
Power-Management Module (PMM)
9.10.2
Clock System (CS) and Clock Distribution
9.10.3
General-Purpose Input/Output Port (I/O)
9.10.4
Watchdog Timer (WDT)
9.10.5
System (SYS) Module
9.10.6
Cyclic Redundancy Check (CRC)
9.10.7
Enhanced Universal Serial Communication Interface (eUSCI_A0, eUSCI_B0)
9.10.8
Timers (TA0, TA1, TA2, TA3 and TB0)
9.10.9
Hardware Multiplier (MPY)
9.10.10
Backup Memory (BAKMEM)
9.10.11
Real-Time Clock (RTC)
9.10.12
12-Bit Analog-to-Digital Converter (ADC)
9.10.13
eCOMP0
9.10.14
Embedded Emulation Module (EEM)
9.11
Input/Output Diagrams
9.11.1
Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
9.11.2
Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
9.11.3
Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
9.11.4
Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
9.11.5
Port P5 (P5.0 to P5.7) Input/Output With Schmitt Trigger
9.11.6
Port P6 (P6.0 to P6.2) Input/Output With Schmitt Trigger
9.12
Device Descriptors
9.13
Memory
9.13.1
Memory Organization
9.13.2
Peripheral File Map
9.14
Identification
9.14.1
Revision Identification
9.14.2
Device Identification
9.14.3
JTAG Identification
10
Applications, Implementation, and Layout
10.1
Device Connection and Layout Fundamentals
10.1.1
Power Supply Decoupling and Bulk Capacitors
10.1.2
External Oscillator
10.1.3
JTAG
10.1.4
Reset
10.1.5
Unused Pins
10.1.6
General Layout Recommendations
10.1.7
Do's and Don'ts
10.2
Peripheral- and Interface-Specific Design Information
10.2.1
ADC Peripheral
10.2.1.1
Partial Schematic
10.2.1.2
Design Requirements
10.2.1.3
Layout Guidelines
11
Device and Documentation Support
11.1
Getting Started and Next Steps
11.2
Device Nomenclature
11.3
Tools and Software
11.4
Documentation Support
11.5
Support Resources
11.6
Trademarks
11.7
Electrostatic Discharge Caution
11.8
Export Control Notice
11.9
Glossary
12
Mechanical, Packaging, and Orderable Information
1
Features
Embedded microcontroller
16-bit RISC architecture
Clock supports frequencies up to 16 MHz
Wide supply voltage range from 3.6 V down to 1.8 V (minimum supply voltage is restricted by SVS levels, see the
SVS specifications
)
Optimized ultra-low-power modes
Active mode: 135 µA/MHz (typical)
Standby:
LPM3.5, real-time clock (RTC) counter with 32768-Hz crystal: 660 nA (typical)
Shutdown (LPM4.5): 37 nA without SVS
Low-power ferroelectric RAM (FRAM)
Up to 64KB of nonvolatile memory
Built-in error correction code (ECC)
Configurable write protection
Unified memory of program, constants, and storage
10
15
write cycle endurance
Radiation resistant and nonmagnetic
Intelligent digital peripherals
Four 16-bit timers with three capture/compare registers each (Timer_A3)
One 16-bit timer with seven capture/compare registers (Timer_B7)
One 16-bit counter-only RTC
16-bit cyclic redundancy check (CRC)
Enhanced serial communications with support for pin remap feature
Two eUSCI_A supports UART, IrDA, and SPI
Two eUSCI_B supports SPI and I
2
C
High-performance analog
One 12-bit analog-to-digital converter (ADC) with up to 12 channels
Internal shared reference (1.5, 2.0, or 2.5 V)
Sample-and-hold 200 ksps
One enhanced comparator (eCOMP)
Integrated 6-bit DAC as reference voltage
Programmable hysteresis
Configurable high-power and low-power modes
Clock system (CS)
On-chip 32-kHz RC oscillator (REFO) with 1 µA support
On-chip 16-MHz digitally controlled oscillator (DCO) with frequency-locked loop (FLL)
±1% accuracy with on-chip reference at room temperature
On-chip very low-frequency 10-kHz oscillator (VLO)
On-chip high-frequency modulation oscillator (MODOSC)
External 32-kHz crystal oscillator (LFXT)
Programmable MCLK prescalar of 1 to 128
SMCLK derived from MCLK with programmable prescalar of 1, 2, 4, or 8
General input/output and pin functionality
43 I/Os on LQFP-48 package
43 interrupt pins on all GPIOs can wake MCU from low-power modes
Development tools and software
Development tools
Target development board
MSP‑TS430PT48A
LaunchPad™ development kit
LP‑MSP430FR2476
Family members (also see
Device Comparison
)
MSP430FR2476: 64KB of program FRAM, 512B of information FRAM, 8KB of RAM
MSP430FR2475: 32KB of program FRAM, 512B of information FRAM, 6KB of RAM
Package options
48-pin: LQFP (PT)
40-pin: VQFN (RHA)
32-pin: VQFN (RHB)