SLUSBA5F December   2012  – March 2018 UCC27611

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      Typical Application Diagram
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 VDD and Undervoltage Lockout
      2. 7.3.2 Operating Supply Current
      3. 7.3.3 Input Stage
      4. 7.3.4 Enable Function
      5. 7.3.5 Output Stage
      6. 7.3.6 Low Propagation Delays
    4. 7.4 Device Functional Modes
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Gate Drive Supply Voltage
        2. 8.2.2.2 Input Configuration
        3. 8.2.2.3 Output Configuration
        4. 8.2.2.4 Power Dissipation
        5. 8.2.2.5 Thermal Considerations
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Community Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

1 Features

  • Enhancement Mode Gallium Nitride FETs (eGANFETs)
  • 4-V to 18-V Single Supply Range VDD Range
  • Drive Voltage VREF Regulated to 5 V
  • 4-A Peak Source and 6-A Peak Sink Drive Current
  • 1-Ω and 0.35-Ω Pullup and Pulldown Resistance (Maximize High Slew-Rate dV and dt Immunity)
  • Split Output Configuration (Allows Turnon and Turnoff Optimization for Individual FETs)
  • Fast Propagation Delays (14-ns Typical)
  • Fast Rise and Fall Times (9-ns and 5-ns Typical)
  • TTL and CMOS Compatible Inputs (Independent of Supply Voltage Allow Easy Interface-to-Digital and Analog Controllers)
  • Dual-Input Design Offering Drive Flexibility (Both Inverting and Noninverting Configurations)
  • Output Held Low When Inputs Are Floating
  • VDD Under Voltage Lockout (UVLO)
  • Optimized Pinout Compatible With eGANFET Footprint for Easy Layout
  • 2.00 mm × 2.00 mm SON-6 Package With Exposed Thermal and Ground Pad, (Minimized Parasitic Inductances to Reduce Gate Ringing)
  • Operating Temperature Range of –40°C to 140°C