TIDUEX0A November   2020  – December 2020

 

  1.   1
  2.   2
  3.   3
  4.   4
  5.   5
  6.   6
  7.   7
  8.   8
    1.     9
    2.     10
    3.     11
  9.   12
    1.     13
    2.     14
    3.     15
    4.     16
  10.   17
    1.     18
      1.      19
      2.      20
      3.      21
      4.      22
      5.      23
    2.     24
    3.     25
    4.     26
  11.   27

Description

This reference design is an optimized system design for automotive gateways in newly emerging architectures—including domain, central and zonal gateway architectures—and is based on the Jacinto™ DRA821 processor family. DRA821 processors are tailor-made for gateway systems with cloud connectivity.

Created as an 8-layer PCB design with optimized power architecture and a variety of connectivity options, including Ethernet switch, CAN-FD, and PCIe, the design accommodates a wide range of automotive and industrial applications.