

LMH6618, LMH6619

www.ti.com

SNOSAV7E - AUGUST 2007 - REVISED OCTOBER 2012

LMH6618 Single/LMH6619 Dual 130 MHz, 1.25 mA RRIO Operational Amplifiers

Check for Samples: LMH6618, LMH6619

FEATURES

- $V_S = 5V$, $R_L = 1 \ k\Omega$, $T_A = 25^{\circ}C$ and $A_V = +1$, Unless Otherwise Specified.
- Operating Voltage Range 2.7V to 11V
- Supply Current per Channel 1.25 mA
- Small Signal Bandwidth 130 MHz
- Input Offset Voltage (Limit at 25°C) ±0.75 mV
- Slew Rate 55 V/µs
- Settling Time to 0.1% 90 ns
- Settling Time to 0.01% 120 ns
- SFDR (f = 100 kHz, A_V = +1, V_{OUT} = 2 V_{PP}) 100 dBc
- 0.1 dB Bandwidth ($A_V = +2$) 15 MHz
- Low Voltage Noise 10 nV/√Hz

Industrial Temperature Grade -40°C to +125°C

• Rail-to-Rail Input and Output

APPLICATIONS

- ADC Driver
- DAC Buffer
- Active Filters
- High Speed Sensor Amplifier
- Current Sense Amplifier
- Portable Video
- STB, TV Video Amplifier

DESCRIPTION

The LMH6618 (single, with shutdown) and LMH6619 (dual) are 130 MHz rail-to-rail input and output amplifiers designed for ease of use in a wide range of applications requiring high speed, low supply current, low noise, and the ability to drive complex ADC and video loads. The operating voltage range extends from 2.7V to 11V and the supply current is typically 1.25 mA per channel at 5V. The LMH6618 and LMH6619 are members of the PowerWise[®] family and have an exceptional power-to-performance ratio.

The amplifier's voltage feedback design topology provides balanced inputs and high open loop gain for ease of use and accuracy in applications such as active filter design. Offset voltage is typically 0.1 mV and settling time to 0.01% is 120 ns which combined with an 100 dBc SFDR at 100 kHz makes the part suitable for use as an input buffer for popular 8-bit, 10-bit, 12-bit and 14-bit mega-sample ADCs.


The input common mode range extends 200 mV beyond the supply rails. On a single 5V supply with a ground terminated 150 Ω load the output swings to within 37 mV of the ground rail, while a mid-rail terminated 1 k Ω load will swing to 77 mV of either rail, providing true single supply operation and maximum signal dynamic range on low power rails. The amplifier output will source and sink 35 mA and drive up to 30 pF loads without the need for external compensation.

The LMH6618 has an active low disable pin which reduces the supply current to 72 μ A and is offered in the space saving 6-Pin SOT package. The LMH6619 is offered in the 8-Pin SOIC package. The LMH6618 and LMH6619 are available with a -40°C to +125°C extended industrial temperature grade.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerWise, WEBENCH are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



Typical Application





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS (1)

2000V
2000V
200V
12V
150°C max
-

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

(2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(3) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/|\theta_{JA}|$. All numbers apply for packages soldered directly onto a PC Board.

OPERATING RATINGS⁽¹⁾

Supply Voltage ($V_S = V^+ - V^-$)	2.7V to 11V
Ambient Temperature Range ⁽²⁾	−40°C to +125°C
Package Thermal Resistance (θ_{JA})	
6-Pin SOT (DDC0006A)	231°C/W
8-Pin SOIC (D0008A)	160°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.



www.ti.com

+3V ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $\overline{\text{DISABLE}} = 3V$, $V_{CM} = V_O = V^+/2$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 \ k\Omega$ for $A_V \neq +1$, $R_L = 1 \ k\Omega \parallel 5 \ pF$. **Boldface** Limits apply at temperature extremes.⁽¹⁾

Symbol	Parameter	Condition	Min (2)	Тур (3)	Max (2)	Units
Frequen	cy Domain Response	-				
SSBW	-3 dB Bandwidth Small Signal	$A_V = 1, R_L = 1 k\Omega, V_{OUT} = 0.2 V_{PP}$		120		
		$A_V = 2, -1, R_L = 1 \text{ k}\Omega, V_{OUT} = 0.2 V_{PP}$		56		MHz
GBW	Gain Bandwidth (LMH6618)		55	71		MHz
GBW	Gain Bandwidth (LMH6619)		55	63		MHz
LSBW	-3 dB Bandwidth Large Signal	$A_V = 1$, $R_L = 1$ k Ω , $V_{OUT} = 2$ V_{PP}		13		
		$A_V = 2$, $R_L = 150\Omega$, $V_{OUT} = 2 V_{PP}$		13		MHz
Peak	Peaking	$A_{V} = 1, C_{L} = 5 \text{ pF}$		1.5		dB
0.1 dBBW	0.1 dB Bandwidth			15		MHz
DG	Differential Gain	A_V = +2, 4.43 MHz, 0.6V < V _{OUT} < 2V, R _L = 150Ω to V ⁺ /2		0.1		%
DP	Differential Phase	A_V = +2, 4.43 MHz, 0.6V < V _{OUT} < 2V, R _L = 150Ω to V ⁺ /2		0.1		deg
Time Do	main Response					
t _r /t _f	Rise & Fall Time	2V Step, $A_V = 1$		36		ns
SR	Slew Rate	2V Step, A _V = 1	36	46		V/µs
t _{s_0.1}	0.1% Settling Time	2V Step, A _V = −1		90		
t _{s_0.01}	0.01% Settling Time	2V Step, A _V = −1		120		ns
Noise ar	nd Distortion Performance					
SFDR	Spurious Free Dynamic Range	f_{C} = 100 kHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 k Ω		100		
		f_{C} = 1 MHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 k Ω		61		dBc
		$f_C = 5 \text{ MHz}, V_{OUT} = 2 \text{ V}_{PP}, \text{ R}_L = 1 \text{ k}\Omega$		47		-
e _n	Input Voltage Noise Density	f = 100 kHz		10		nV//√Hz
i _n	Input Current Noise Density	f = 100 kHz		1		pA//√Hz
СТ	Crosstalk (LMH6619)	$f = 5 \text{ MHz}, V_{IN} = 2 V_{PP}$		80		dB
Input, D	C Performance	·				
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V$ (pnp active) $V_{CM} = 2.5V$ (npn active)		0.1	±0.75 ± 1.3	mV
TCV _{OS}	Input Offset Voltage Temperature Drift	(4)		0.8		μV/°C
I _B	Input Bias Current	V _{CM} = 0.5V (pnp active)		-1.4	-2.6	
		V _{CM} = 2.5V (npn active)		+1.0	+1.8	μA
I _{OS}	Input Offset Current 0.01 ±0.2		±0.27	μA		
C _{IN}	Input Capacitance 1.5		1.5		pF	
R _{IN}	Input Resistance	esistance 8			MΩ	
CMVR	RCommon Mode Voltage RangeDC, CMRR \geq 65 dB -0.2 3.2		3.2	V		
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from -0.1V to 1.4V	78	96		
		V _{CM} Stepped from 2.0V to 3.1V	81	107		dB
A _{OL}	Open Loop Voltage Gain	$R_L = 1 \ k\Omega \ to +2.7V \ or +0.3V$	85	98		
		$R_{L} = 150\Omega$ to +2.6V or +0.4V	76	82		dB

(1) Boldface limits apply to temperature range of -40°C to 125°C

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(4) Voltage average drift is determined by dividing the change in V_{OS} by temperature change.

Copyright © 2007–2012, Texas Instruments Incorporated

Texas Instruments

www.ti.com

+3V ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $\overline{\text{DISABLE}} = 3V$, $V_{CM} = V_O = V^+/2$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 \ k\Omega$ for $A_V \neq +1$, $R_L = 1 \ k\Omega \parallel 5 \ pF$. **Boldface** Limits apply at temperature extremes.⁽¹⁾

Symbol	Parameter	Condition	Min (2)	Тур (3)	Max (2)	Units
Output [DC Characteristics		u.	1		1
V _{OUT}	Output Voltage Swing High (LMH6618) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		50	56 62	
		$R_L = 150\Omega$ to V ⁺ /2		160	172 198	
	Output Voltage Swing Low (LMH6618) (Voltage from V ⁻ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		60	66 74	mV from either rail
		$R_L = 150\Omega$ to V ⁺ /2		170	184 217	
		$R_L = 150\Omega$ to V ⁻		29	39 43	
	Output Voltage Swing High (LMH6619) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		50	56 62	
		$R_L = 150\Omega$ to V ⁺ /2		160	172 198	
	Output Voltage Swing Low (LMH6619) (Voltage from V ⁻ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		62	68 76	mV from either rail
		$R_L = 150\Omega$ to V ⁺ /2		175	189 222	
		$R_L = 150\Omega$ to V ⁻		34	44 48	
I _{OUT}	Linear Output Current	$V_{OUT} = V^{+}/2^{(5)}$	±25	±35		mA
R _{OUT}	Output Resistance	f = 1 MHz		0.17		Ω
	Pin Operation					
	Enable High Voltage Threshold	Enabled	2.0			V
	Enable Pin High Current	$V_{\overline{\text{DISABLE}}} = 3V$		0.04		μA
	Enable Low Voltage Threshold	Disabled			1.0	V
	Enable Pin Low Current	$V_{\overline{\text{DISABLE}}} = 0V$		1		μA
t _{on}	Turn-On Time			25		ns
t _{off}	Turn-Off Time			90		ns
Power S	Supply Performance					
PSRR	Power Supply Rejection Ratio	DC, $V_{CM} = 0.5V$, $V_S = 2.7V$ to 11V	84	104		dB
I _S	Supply Current (LMH6618)	R _L = ∞		1.2	1.5 1.7	- mA
	Supply Current (LMH6619) (per channel)	R _L = ∞		1.2	1.5 1.75	
I _{SD}	Disable Shutdown Current	DISABLE = 0V		59	85	μA

(5) Do not short circuit the output. Continuous source or sink currents larger than the I_{OUT} typical are not recommended as it may damage the part.



www.ti.com

+5V ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $\overline{\text{DISABLE}} = 5V$, $V_{CM} = V_O = V^+/2$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 \ k\Omega$ for $A_V \neq +1$, $R_L = 1 \ k\Omega \parallel 5 \ pF$. **Boldface** Limits apply at temperature extremes.

Symbol	Parameter	Condition	Min (1)	Тур (2)	Max (1)	Units
Frequen	cy Domain Response	-	l.			
SSBW	-3 dB Bandwidth Small Signal	$A_V = 1, R_L = 1 k\Omega, V_{OUT} = 0.2 V_{PP}$		130		
		$A_V = 2, -1, R_L = 1 k\Omega, V_{OUT} = 0.2 V_{PP}$		53		MHz
GBW	Gain Bandwidth (LMH6618)		54	64		MHz
GBW	Gain Bandwidth (LMH6619)		54	57		MHz
LSBW	-3 dB Bandwidth Large Signal	$A_V = 1$, $R_L = 1$ k Ω , $V_{OUT} = 2$ V_{PP}		15		N411-
		$A_V = 2$, $R_L = 150\Omega$, $V_{OUT} = 2 V_{PP}$		15		MHz
Peak	Peaking	$A_V = 1, C_L = 5 \text{ pF}$		0.5		dB
0.1 dBBW	0.1 dB Bandwidth			15		MHz
DG	Differential Gain	A_V = +2, 4.43 MHz, 0.6V < V _{OUT} < 2V, R _L = 150Ω to V ⁺ /2		0.1		%
DP	Differential Phase	A_V = +2, 4.43 MHz, 0.6V < V _{OUT} < 2V, R _L = 150 Ω to V ⁺ /2		0.1		deg
Time Do	main Response					
t _r /t _f	Rise & Fall Time	2V Step, $A_V = 1$		30		ns
SR	Slew Rate 2V Step, A _V = 1	ew Rate 2V Step, A _V = 1	44	55		V/µs
t _{s_0.1}	0.1% Settling Time	2V Step, A _V = −1		90		
t _{s_0.01}	0.01% Settling Time	2V Step, A _V = −1		120	ns	
Distortio	on and Noise Performance					
SFDR	Spurious Free Dynamic Range	f_{C} = 100 kHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 k Ω		100		
		f_{C} = 1 MHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 $k\Omega$		88		dBc
		$f_C = 5 \text{ MHz}, V_O = 2 \text{ V}_{PP}, R_L = 1 \text{ k}\Omega$		61		
en	Input Voltage Noise Density	f = 100 kHz		10		nV//√Hz
i _n	Input Current Noise Density	f = 100 kHz		1		pA//√Hz
СТ	Crosstalk (LMH6619)	$f = 5 \text{ MHz}, \text{ V}_{IN} = 2 \text{ V}_{PP}$		80		dB
Input, D	C Performance					
V _{OS}	Input Offset Voltage	$V_{CM} = 0.5V$ (pnp active) $V_{CM} = 4.5V$ (npn active)		0.1	±0.75 ±1.3	mV
TCV _{OS}	Input Offset Voltage Temperature Drift	(3)		0.8		μV/°C
I _B	Input Bias Current	V _{CM} = 0.5V (pnp active)		-1.5	-2.4	۵
		V _{CM} = 4.5V (npn active)		+1.0	+1.9	μA
I _{OS}	Input Offset Current 0.01		0.01	±0.26	μA	
C _{IN}	Input Capacitance			1.5		pF
R _{IN}	Input Resistance	8			MΩ	
CMVR	VR Common Mode Voltage Range DC, CMRR ≥ 65 dB		-0.2		5.2	V
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from -0.1V to 3.4V	81	98		
		V _{CM} Stepped from 4.0V to 5.1V	84	108		dB
A _{OL}	Open Loop Voltage Gain	$R_{L} = 1 \text{ k}\Omega \text{ to } +4.6 \text{V or } +0.4 \text{V}$	84	100		
		$R_{L} = 150\Omega$ to +4.5V or +0.5V	78	83		dB

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) Voltage average drift is determined by dividing the change in V_{OS} by temperature change.

Texas Instruments

www.ti.com

+5V ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $\overline{\text{DISABLE}} = 5V$, $V_{CM} = V_O = V^+/2$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 k\Omega$ for $A_V \neq +1$, $R_L = 1 k\Omega \parallel 5 pF$. **Boldface** Limits apply at temperature extremes.

Symbol	Parameter	Condition	Min (1)	Тур (2)	Max (1)	Units
Output [DC Characteristics			1	1	1
V _{OUT}	Output Voltage Swing High (LMH6618) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		60	73 82	
		$R_L = 150\Omega$ to V ⁺ /2		230	255 295	
	Output Voltage Swing Low (LMH6618) (Voltage from V ⁻ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		75	83 96	mV from either rail
		$R_L = 150\Omega$ to V ⁺ /2		250	270 321	
		$R_L = 150\Omega$ to V ⁻		32	43 45	
	Output Voltage Swing High (LMH6619) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		60	73 82	
		$R_L = 150\Omega$ to V ⁺ /2		230	255 295	
	Output Voltage Swing Low (LMH6619) (Voltage from V ⁻ Supply Rail)	$R_L = 1 \ k\Omega$ to V ⁺ /2		77	85 98	mV from either rail
		$R_L = 150\Omega$ to V ⁺ /2		255	275 326	
		$R_L = 150\Omega$ to V ⁻		37	48 50	
I _{OUT}	Linear Output Current	$V_{OUT} = V^{+}/2^{(4)}$	±25	±35		mA
R _{OUT}	Output Resistance	f = 1 MHz		0.17		Ω
Enable F	Pin Operation	<u> </u>	H	1		4
	Enable High Voltage Threshold	Enabled	3.0			V
	Enable Pin High Current	$V_{\overline{\text{DISABLE}}} = 5V$		1.2		μA
	Enable Low Voltage Threshold	Disabled			2.0	V
	Enable Pin Low Current	$V_{\overline{\text{DISABLE}}} = 0V$		2.5		μA
t _{on}	Turn-On Time			25		ns
t _{off}	Turn-Off Time			90		ns
Power S	Supply Performance			÷	1	. <u>.</u>
PSRR	Power Supply Rejection Ratio	DC, $V_{CM} = 0.5V$, $V_{S} = 2.7V$ to 11V	84	104		dB
I _S	Supply Current (LMH6618)	R _L = ∞		1.25	1.5 1.7	- mA
	Supply Current (LMH6619) (per channel)	R _L = ∞		1.3	1.5 1.75	IIIA
I _{SD}	Disable Shutdown Current	$\overline{\text{DISABLE}} = 0\text{V}$		72	105	μA

(4) Do not short circuit the output. Continuous source or sink currents larger than the I_{OUT} typical are not recommended as it may damage the part.

Copyright © 2007–2012, Texas Instruments Incorporated



www.ti.com

±5V ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$, $\overline{\text{DISABLE}} = 5V$, $V_{CM} = V_O = 0V$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 \text{ k}\Omega$ for $A_V \neq +1$, $R_L = 1 \text{ k}\Omega \parallel 5 \text{ pF}$. **Boldface** Limits apply at temperature extremes.

Symbol	Parameter Condition		Min (1)	Тур (2)	Max (1)	Units
Frequen	cy Domain Response		1			1
SSBW	-3 dB Bandwidth Small Signal	$A_V = 1, R_L = 1 \text{ k}\Omega, V_{OUT} = 0.2 V_{PP}$		140		
		$A_V = 2, -1, R_L = 1 \text{ k}\Omega, V_{OUT} = 0.2 V_{PP}$		53		MHz
GBW	Gain Bandwidth (LMH6618)		54	65		MHz
GBW	Gain Bandwidth (LMH6619)		54	58		MHz
LSBW	-3 dB Bandwidth Large Signal	$A_V = 1, R_L = 1 \ k\Omega, V_{OUT} = 2 \ V_{PP}$		16		
		$A_V = 2$, $R_L = 150\Omega$, $V_{OUT} = 2 V_{PP}$		15		MHz
Peak	Peaking	A _V = 1, C _L = 5 pF		0.05		dB
0.1 dBBW	0.1 0.1 dB Bandwidth $A_V = 2, V_{OUT} = 0.5 V_{PP},$			15		MHz
DG			0.1		%	
DP	Differential Phase	A_V = +2, 4.43 MHz, 0.6V < V_{OUT} < 2V, R_L = 150 Ω to V^+/2		0.1		deg
Time Do	main Response					
t _r /t _f	Rise & Fall Time	2V Step, $A_V = 1$		30		ns
SR	Slew Rate	2V Step, A _V = 1	45	57		V/µs
t _{s_0.1}	0.1% Settling Time $2V$ Step, $A_V = -1$			90		
t _{s_0.01}	0.01% Settling Time	2V Step, A _V = −1		120		ns
Noise ar	nd Distortion Performance					
SFDR	Spurious Free Dynamic Range	f_{C} = 100 kHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 k Ω		100		
		f_{C} = 1 MHz, V_{OUT} = 2 V_{PP} , R_{L} = 1 k Ω		88		dBc
		$f_C = 5 \text{ MHz}, V_{OUT} = 2 \text{ V}_{PP}, R_L = 1 \text{ k}\Omega$		70		
e _n	Input Voltage Noise Density	f = 100 kHz		10		nV/√Hz
i _n	Input Current Noise Density	f = 100 kHz		1		pA/√Hz
СТ	Crosstalk (LMH6619)	$f = 5 \text{ MHz}, V_{IN} = 2 V_{PP}$		80		dB
Input DC	C Performance					I.
V _{OS}	Input Offset Voltage	$V_{CM} = -4.5V$ (pnp active) $V_{CM} = 4.5V$ (npn active)		0.1	±0.75 ± 1.3	mV
TCV _{OS}	Input Offset Voltage Temperature Drift	(3)		0.9		µV/°C
I _B	Input Bias Current	$V_{CM} = -4.5V$ (pnp active)		-1.5	-2.4	
		V _{CM} = 4.5V (npn active)		+1.0	+1.9	μΑ
I _{OS}	Input Offset Current			0.01	±0.26	μA
C _{IN}	Input Capacitance			1.5		pF
R _{IN}	nput Resistance 8			MΩ		
CMVR	IVR Common Mode Voltage Range DC, CMRR ≥ 65 dB -5.2			5.2	V	
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from -5.1V to 3.4V	84	100		
		V _{CM} Stepped from 4.0V to 5.1V	83	108		dB
A _{OL}	Open Loop Voltage Gain	$R_{L} = 1 \ k\Omega \text{ to } +4.6 \text{V or } -4.6 \text{V}$	86	95		
		$R_{L} = 150\Omega$ to +4.3V or -4.3V	79	84		dB

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the Statistical Quality Control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) Voltage average drift is determined by dividing the change in V_{OS} by temperature change.

TEXAS INSTRUMENTS

www.ti.com

±5V ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all limits are guaranteed for $T_J = +25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$, $\overline{\text{DISABLE}} = 5V$, $V_{CM} = V_0 = 0V$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 k\Omega$ for $A_V \neq +1$, $R_L = 1 k\Omega \parallel 5 pF$. **Boldface** Limits apply at temperature extremes.

Symbol	Parameter	Condition	Min (1)	Тур (2)	Max (1)	Units
Output I	DC Characteristics		1	1		
V _{OUT}	Output Voltage Swing High (LMH6618) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to GND		100	111 126	
		$R_L = 150\Omega$ to GND		430	457 526	
	Output Voltage Swing Low (LMH6618) (Voltage from V [−] Supply Rail)	$R_L = 1 \ k\Omega$ to GND		110	121 136	mV from either rail
		$R_L = 150\Omega$ to GND		440	474 559	
		$R_L = 150\Omega$ to V ⁻		35	51 52	
	Output Voltage Swing High (LMH6619) (Voltage from V ⁺ Supply Rail)	$R_L = 1 \ k\Omega$ to GND		100	111 126	
		$R_L = 150\Omega$ to GND		430	457 526	
	Output Voltage Swing Low (LMH6619) (Voltage from V ⁻ Supply Rail)	$R_L = 1 \ k\Omega$ to GND		115	126 141	mV from either rail
		$R_L = 150\Omega$ to GND		450	484 569	
		$R_L = 150\Omega$ to V ⁻		45	61 62	
I _{OUT}	Linear Output Current	$V_{OUT} = V^{+}/2^{(4)}$	±25	±35		mA
R _{OUT}	Output Resistance	f = 1 MHz		0.17		Ω
Enable F	Pin Operation		L.			
	Enable High Voltage Threshold	Enabled	0.5			V
	Enable Pin High Current	$V_{\overline{\text{DISABLE}}} = +5V$		16		μA
	Enable Low Voltage Threshold	Disabled			-0.5	V
	Enable Pin Low Current	$V_{\overline{\text{DISABLE}}} = -5V$		17		μA
t _{on}	Turn-On Time			25		ns
t _{off}	Turn-Off Time			90		ns
Power S	Supply Performance					
PSRR	Power Supply Rejection Ratio	DC, $V_{CM} = -4.5V$, $V_S = 2.7V$ to 11V	84	104		dB
I _S	Supply Current (LMH6618)	R _L = ∞		1.35	1.6 1.9	– mA
	Supply Current (LMH6619) (per channel)	R _L = ∞		1.45	1.65 2.0	IIIA
I _{SD}	Disable Shutdown Current	DISABLE = -5V		103	140	μA

(4) Do not short circuit the output. Continuous source or sink currents larger than the I_{OUT} typical are not recommended as it may damage the part.

Copyright © 2007–2012, Texas Instruments Incorporated



Connection Diagram




Figure 1. 6-Pin SOT – Top View (See Package Number DDC0006A)




Figure 2. 8-Pin SOIC – Top View (See Package Number D0008A)



www.ti.com


TYPICAL PERFORMANCE CHARACTERISTICS

At $T_J = 25^{\circ}C$, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 \text{ k}\Omega$ for $A_V \neq +1$, unless otherwise specified.


Closed Loop Frequency Response for Various Supplies


0 -3 ±1.5V -6 GAIN (dB) ±2.5V -9 -12 -15 Vout = 0.2V $R_L = 1 k\Omega$ -18 $C_L = 5 \, pF$ -21 10 100 1000 FREQUENCY (MHz) Figure 3.






Closed Loop Frequency Response for Various Temperatures






Closed Loop Frequency Response for Various Supplies



Closed Loop Frequency Response for Various Temperatures







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

At $T_J = 25^{\circ}$ C, $A_V = +1$ ($R_F = 0\Omega$), otherwise $R_F = 2 k\Omega$ for $A_V \neq +1$, unless otherwise specified. **Closed Loop Gain vs. Frequency for Various Gains Large Signal Frequency Respon**








Figure 9.











Small Signal Frequency Response with Various Capacitive Load






Figure 12.







Copyright © 2007–2012, Texas Instruments Incorporated




5

5


5

www.ti.com


SNOSAV7E - AUGUST 2007 - REVISED OCTOBER 2012


















Copyright © 2007-2012, Texas Instruments Incorporated






www.ti.com


TYPICAL PERFORMANCE CHARACTERISTICS (continued)


















Figure 49.



Crosstalk Rejection vs. Frequency (Output to Output)









Figure 50.





18

Texas

ISTRUMENTS







NSTRUMENTS

FEXAS

Copyright © 2007–2012, Texas Instruments Incorporated



SNOSAV7E - AUGUST 2007 - REVISED OCTOBER 2012

APPLICATION INFORMATION

The LMH6618 and LMH6619 are based on TI's proprietary VIP10 dielectrically isolated bipolar process. This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f_t (~8 GHz) even under low supply voltage (2.7V) and low bias current.
- Common emitter push-push output stage. This architecture allows the output to reach within millivolts of either supply rail.
- Consistent performance from any supply voltage (2.7V 11V) with little variation with supply voltage for the most important specifications (e.g. BW, SR, I_{OUT}.)
- Significant power saving compared to competitive devices on the market with similar performance.

With 3V supplies and a common mode input voltage range that extends beyond either supply rail, the LMH6618 and LMH6619 are well suited to many low voltage/low power applications. Even with 3V supplies, the -3 dB BW (at A_V = +1) is typically 120 MHz.

The LMH6618 and LMH6619 are designed to avoid output phase reversal. With input over-drive, the output is kept near the supply rail (or as close to it as mandated by the closed loop gain setting and the input voltage). Figure 62 shows the input and output voltage when the input voltage significantly exceeds the supply voltages.




Figure 62. Input and Output Shown with CMVR Exceeded


If the input voltage range is exceeded by more than a diode drop beyond either rail, the internal ESD protection diodes will start to conduct. The current flow in these ESD diodes should be externally limited.

The LMH6618 can be shutdown by connecting the DISABLE pin to <u>a voltage</u> 0.5V below the supply midpoint which will reduce the supply current to typically less than 100 μ A. The DISABLE pin is "active low" and should be connected through a resistor to V⁺ for normal operation. Shutdown is guaranteed when the DISABLE pin is 0.5V below the supply midpoint at any operating supply voltage and temperature.

In the shutdown mode, essentially all internal device biasing is turned off in order to minimize supply current flow and the output goes into high impedance mode. During shutdown, the input stage has an equivalent circuit as shown in Figure 63.



SNOSAV7E - AUGUST 2007 - REVISED OCTOBER 2012





When the LMH6618 is shutdown, there may be current flow through the internal diodes shown, caused by input potential, if present. This current may flow through the external feedback resistor and result in an apparent output signal. In most shutdown applications the presence of this output is inconsequential. However, if the output is "forced" by another device, the other device will need to conduct the current described in order to maintain the output potential.

To keep the output at or near ground during shutdown when there is no other device to hold the output low, a switch using a transistor can be used to shunt the output to ground.

SINGLE CHANNEL ADC DRIVER

The low noise and wide bandwidth make the LMH6618 an excellent choice for driving a 12-bit ADC. Figure 64 shows the schematic of the LMH6618 driving an ADC121S101. The ADC121S101 is a single channel 12-bit ADC. The LMH6618 is set up in a 2nd order multiple-feedback configuration with a gain of -1. The -3 dB point is at 500 kHz and the -0.01 dB point is at 100 kHz. The 22 Ω resistor and 390 pF capacitor form an antialiasing filter for the ADC121S101. The capacitor also stores and delivers charge to the switched capacitor input of the ADC. The capacitive load on the LMH6618 created by the 390 pF capacitor is decreased by the 22 Ω resistor. Table 1 shows the performance data of the LMH6618 and the ADC121S101.




Figure 64. LMH6618 Driving an ADC121S101



SN	IOSAV7E ·	-AUGUST	2007-	-REVISED	OCTOBER	2012

Parameter	Measured Value			
Signal Frequency	100 kHz			
Signal Amplitude	4.5V			
SINAD	71.5 dB			
SNR	71.87 dB			
THD	-82.4 dB			
SFDR	90.97 dB			
ENOB	11.6 bits			

Table 1. Performance Data for the LMH6618 Driving an ADC121S101

When the op amp and the ADC are using the same supply, it is important that both devices are well bypassed. A 0.1 μ F ceramic capacitor and a 10 μ F tantalum capacitor should be located as close as possible to each supply pin. A sample layout is shown in Figure 65. The 0.1 μ F capacitors (C13 and C6) and the 10 μ F capacitors (C11 and C5) are located very close to the supply pins of the LMH6618 and the ADC121S101.




Figure 65. LMH6618 and ADC121S101 Layout

SINGLE TO DIFFERENTIAL ADC DRIVER

Figure 66 shows the LMH6619 used to drive a differential ADC with a single-ended input. The ADC121S625 is a fully differential 12-bit ADC. Table 2 shows the performance data of the LMH6619 and the ADC121S625.







Figure 66. LMH6619 Driving an ADC121S625

Table 2	Performance Data	for the I MH6610	Driving an	ADC121S625
i apie z.	Ferrormance Data		Driving an	ADGIZISOZS

Parameter	Measured Value
Signal Frequency	10 kHz
Signal Amplitude	2.5V
SINAD	67.9 dB
SNR	68.29 dB
THD	-78.6 dB
SFDR	75.0 dB
ENOB	11.0 bits

DIFFERENTIAL ADC DRIVER

The circuit in Figure 64 can be used to drive both inputs of a differential ADC. Figure 67 shows the LMH6619 driving an ADC121S705. The ADC121S705 is a fully differential 12-bit ADC. Performance with this circuit is similar to the circuit in Figure 64.



EXAS NSTRUMENTS

www.ti.com

SNOSAV7E-AUGUST 2007-REVISED OCTOBER 2012




Figure 67. LMH6619 Driving an ADC121S705

DC LEVEL SHIFTING

Often a signal must be both amplified and level shifted while using a single supply for the op amp. The circuit in Figure 68 can do both of these tasks. The procedure for specifying the resistor values is as follows.

- 1. Determine the input voltage.
- 2. Calculate the input voltage midpoint, V_{INMID} = V_{INMIN} + (V_{INMAX} V_{INMIN})/2.
- 3. Determine the output voltage needed.
- 4. Calculate the output voltage midpoint, $V_{OUTMID} = V_{OUTMIN} + (V_{OUTMAX} V_{OUTMIN})/2$.
- 5. Calculate the gain needed, gain = $(V_{OUTMAX} V_{OUTMIN})/(V_{INMAX} V_{INMIN})$
- 6. Calculate the amount the voltage needs to be shifted from input to output, $\Delta V_{OUT} = V_{OUTMID} \text{gain x } V_{INMID}$.
- 7. Set the supply voltage to be used.
- 8. Calculate the noise gain, noise gain = gain + $\Delta V_{OUT}/V_S$.
- 9. Set R_F.
- 10. Calculate R_1 , $R_1 = R_F$ /gain.
- 11. Calculate R_2 , $R_2 = R_F/(noise gain-gain)$.
- 12. Calculate R_G , $R_G = R_F/(noise gain 1)$.

Check that both the V_{IN} and V_{OUT} are within the voltage ranges of the LMH6618.

The following example is for a V_{IN} of 0V to 1V with a V_{OUT} of 2V to 4V.

- 1. $V_{IN} = 0V$ to 1V
- 2. $V_{INMID} = 0V + (1V 0V)/2 = 0.5V$
- 3. $V_{OUT} = 2V$ to 4V

Copyright © 2007-2012, Texas Instruments Incorporated


LMH6618, LMH6619

SNOSAV7E - AUGUST 2007 - REVISED OCTOBER 2012



www.ti.com

- 4. $V_{OUTMID} = 2V + (4V 2V)/2 = 3V$
- 5. Gain = (4V 2V)/(1V 0V) = 2
- 6. $\Delta V_{OUT} = 3V 2 \times 0.5V = 2$
- 7. For the example the supply voltage will be +5V.
- 8. Noise gain = 2 + 2/5V = 2.4
- 9. $R_F = 2 k\Omega$
- 10. $R_1 = 2 k\Omega/2 = 1 k\Omega$
- 11. $R_2 = 2 k\Omega/(2.4-2) = 5 k\Omega$
- 12. $R_G = 2 k\Omega/(2.4 1) = 1.43 k\Omega$





4th ORDER MULTIPLE FEEDBACK LOW-PASS FILTER

Figure 69 shows the LMH6619 used as the amplifier in a multiple feedback low pass filter. This filter is set up to have a gain of +1 and a -3 dB point of 1 MHz. Values can be determined by using the WEBENCH[®] Active Filter Designer found at webench.ti.com.




Figure 69. 4th Order Multiple Feedback Low-Pass Filter

CURRENT SENSE AMPLIFIER

With it's rail-to-rail input and output capability, low V_{OS}, and low I_B the LMH6618 is an ideal choice for a current sense amplifier application. Figure 70 shows the schematic of the LMH6618 set up in a low-side sense configuration which provides a conversion gain of 2V/A. Voltage error due to V_{OS} can be calculated to be V_{OS} x (1 + R_F/R_G) or 0.75 mV x 20.6 = 15.5 mV. Voltage error due to I_O is I_O x R_F or 0.26 μ A x 1 k Ω = 0.26 mV. Hence total voltage error is 15.5 mV + 0.26 mV or 15.7 mV which translates into a current error of 15.7 mV/(2 V/A) = 7.9 mA.



SNOSAV7E-AUGUST 2007-REVISED OCTOBER 2012




Figure 70. Current Sense Amplifier

TRANSIMPEDANCE AMPLIFIER

By definition, a photodiode produces either a current or voltage output from exposure to a light source. A Transimpedance Amplifier (TIA) is utilized to convert this low-level current to a usable voltage signal. The TIA often will need to be compensated to insure proper operation.




Figure 71. Photodiode Modeled with Capacitance Elements

Figure 71 shows the LMH6618 modeled with photodiode and the internal op amp capacitances. The LMH6618 allows circuit operation of a low intensity light due to its low input bias current by using larger values of gain (R_F). The total capacitance (C_T) on the inverting terminal of the op amp includes the photodiode capacitance (C_{PD}) and the input capacitance of the op amp (C_{IN}). This total capacitance (C_T) plays an important role in the stability of the circuit. The noise gain of this circuit determines the stability and is defined by:

$$NG = \frac{1 + SR_F (C_T + C_F)}{1 + SC_F R_F}$$
(1)
Where, $f_Z \cong \frac{1}{2\pi R_F C_T}$ and $f_P = \frac{1}{2\pi R_F C_F}$
(2)

(2)

28

Submit Documentation Feedback

SNOSAV7E-AUGUST 2007-REVISED OCTOBER 2012




Figure 72. Bode Plot of Noise Gain Intersecting with Op Amp Open-Loop Gain

Figure 72 shows the bode plot of the noise gain intersecting the op amp open loop gain. With larger values of gain, C_T and R_F create a zero in the transfer function. At higher frequencies the circuit can become unstable due to excess phase shift around the loop.

A pole at f_P in the noise gain function is created by placing a feedback capacitor (C_F) across R_F . The noise gain slope is flattened by choosing an appropriate value of C_F for optimum performance.

Theoretical expressions for calculating the optimum value of $C_{\rm F}$ and the expected -3 dB bandwidth are:

$$C_{\rm F} = \sqrt{\frac{C_{\rm T}}{2\pi R_{\rm F} (\rm GBWP)}}$$
(3)
$$f_{-3\,\rm dB} = \sqrt{\frac{\rm GBWP}{2\pi R_{\rm F} C_{\rm T}}}$$
(4)

Equation 4 indicates that the -3 dB bandwidth of the TIA is inversely proportional to the feedback resistor. Therefore, if the bandwidth is important then the best approach would be to have a moderate transimpedance gain stage followed by a broadband voltage gain stage.

Table 3 shows the measurement results of the LMH6618 with different photodiodes having various capacitances (C_{PD}) and a feedback resistance (R_{F}) of 1 k Ω .

C _{PD}	Ст	C _{F CAL}	C _{F USED}			Peaking
(pF)	(pF)	(pF)	(pF)	T –3 dB CAL (MHz)	т –з dB MEAS (MHz)	(dB)
22	24	7.7	5.6	23.7	20	0.9
47	49	10.9	10	16.6	15.2	0.8
100	102	15.8	15	11.5	10.8	0.9
222	224	23.4	18	7.81	8	2.9

Table 3. TIA (Figure 1) Compensation and Performance Results

Copyright © 2007-2012, Texas Instruments Incorporated





SNOSAV7E-AUGUST 2007-REVISED OCTOBER 2012

Figure 73 shows the frequency response for the various photodiodes in Table 3.





Figure 73. Frequency Response for Various Photodiode and Feedback Capacitors

When analyzing the noise at the output of the TIA, it is important to note that the various noise sources (i.e. op amp noise voltage, feedback resistor thermal noise, input noise current, photodiode noise current) do not all operate over the same frequency band. Therefore, when the noise at the output is calculated, this should be taken into account. The op amp noise voltage will be gained up in the region between the noise gain's zero and pole (f_Z and f_P in Figure 72). The higher the values of R_F and C_T , the sooner the noise gain peaking starts and therefore its contribution to the total output noise will be larger. It is obvious to note that it is advantageous to minimize C_{IN} by proper choice of op amp or by applying a reverse bias across the diode at the expense of excess dark current and noise.

DIFFERENTIAL CABLE DRIVER FOR NTSC VIDEO

The LMH6618 and LMH6619 can be used to drive an NTSC video signal on a twisted-pair cable. Figure 74 shows the schematic of a differential cable driver for NTSC video. This circuit can be used to transmit the signal from a camera over a twisted pair to a monitor or display located a distance. C_1 and C_2 are used to AC couple the video signal into the LMH6619. The two amplifiers of the LMH6619 are set to a gain of 2 to compensate for the 75 Ω back termination resistors on the outputs. The LMH6618 is set to a gain of 1. Because of the DC bias the output of the LMH6618 is AC coupled. Most monitors and displays will accept AC coupled inputs.









PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
LMH6618MK/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AE4A	Samples
LMH6618MKE/NOPB	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AE4A	Samples
LMH6618MKX/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AE4A	Samples
LMH6619MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 19MA	Samples
LMH6619MAE/NOPB	ACTIVE	SOIC	D	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 19MA	Samples
LMH6619MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 19MA	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMH6619 :

• Automotive: LMH6619-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	-				•				1	-		
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6618MK/NOPB	SOT- 23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6618MKE/NOPB	SOT- 23-THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6618MKX/NOPB	SOT- 23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6619MAE/NOPB	SOIC	D	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6619MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6618MK/NOPB	SOT-23-THIN	DDC	6	1000	208.0	191.0	35.0
LMH6618MKE/NOPB	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0
LMH6618MKX/NOPB	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
LMH6619MAE/NOPB	SOIC	D	8	250	208.0	191.0	35.0
LMH6619MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMH6619MA/NOPB	D	SOIC	8	95	495	8	4064	3.05

DDC0006A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.




DDC0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDC0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated