Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Data Sheet
MSPM0G310x
Mixed-Signal Microcontrollers With CAN-FD Interface
1 Features
- Core
- Arm® 32-bit Cortex®-M0+ CPU with memory protection unit, frequency up to 80 MHz
- Operating characteristics
- Extended temperature: –40°C up to 125°C
- Wide supply voltage range: 1.62 V to 3.6 V
- Memories
- Up to 128KB of flash memory with built-in error correction code (ECC)
- Up to 32KB of SRAM with hardware parity
- High-performance analog peripherals
- Two simultaneous sampling 12-bit 4-Msps analog-to-digital converters (ADCs) with up to 11 external channels
- 14-bit effective resolution at 250-ksps with hardware averaging
- One general-purpose amplifier (GPAMP)
- Configurable 1.4-V or 2.5-V internal shared voltage reference (VREF)
- Integrated temperature sensor
- Integrated supply monitor
- Optimized low-power modes
- RUN: 96 µA/MHz (CoreMark)
- SLEEP: 467 µA at 4 MHz
- STOP: 46 µA at 32 kHz
- STANDBY: 1.5 µA with RTC and SRAM retention
- SHUTDOWN: 80 nA with IO wakeup capability
- Intelligent digital peripherals
- 7-channel DMA controller
- Two 16-bit advanced control timers support dead band insertion and fault handling
- Seven timers supporting up to 22 PWM channels
- One 16-bit general purpose timer
- One 16-bit general purpose timer supports QEI
- Two 16-bit general-purpose timers support low-power operation in STANDBY mode
- One 32-bit general-purpose timer
- Two 16-bit advanced timers with deadband
- Two window-watchdog timers
- RTC with alarm and calendar mode
- Enhanced communication interfaces
- Four UART interfaces; one supports LIN, IrDA, DALI, Smart Card, Manchester, and three support low-power operation in STANDBY mode
- Two I2C interfaces supporting up to FM+ (1 Mbit/s), SMBus, PMBus, and wakeup from STOP mode
- Two SPIs, one SPI supports up to 32 Mbits/s
- One Controller Area Network (CAN) interface supports CAN 2.0 A or B and CAN-FD
- Clock system
- Internal 4- to 32-MHz oscillator with up to ±3%
accuracy (SYSOSC) across temperature
- Phase-locked loop (PLL) up to 80 MHz
- Internal 32-kHz oscillator (LFOSC)
- External 4- to 48-MHz crystal oscillator (HFXT)
- External 32-kHz crystal oscillator(LFXT)
- External clock input
- Data integrity and encryption
- Cyclic redundancy checker (CRC-16, CRC-32)
- True random number generator (TRNG)
- AES encryption with 128 or 256-bit key
- Flexible I/O features
- Up to 28 GPIOs
- Two 5-V tolerant IOs
- Two high-drive IOs with 20-mA drive strength
- Development support
- 2-pin serial wire debug (SWD)
- Package options
- 32-pin VQFN
- 28-pin VSSOP
- 20-pin VSSOP
- Family members (also see Device Comparison)
- MSPM0G3105: 32KB flash, 16KB RAM
- MSPM0G3106: 64KB flash, 32KB RAM
- MSPM0G3107: 128KB flash, 32KB RAM
- Development kits and software (also see Tools and Software)
