1.1 Features

• Dual-Core SoC
  • 200-MHz ARM926EJ-S™ RISC MPU
  • 200-MHz C674x Fixed- and Floating-Point VLIW DSP
• ARM926EJ-S Core
  • 32- and 16-Bit (Thumb®) Instructions
  • DSP Instruction Extensions
  • Single-Cycle MAC
  • ARM Jazelle® Technology
  • Embedded ICE-RT™ for Real-Time Debug
• ARM9™ Memory Architecture
  • 16KB of Instruction Cache
  • 16KB of Data Cache
  • 8KB of RAM (Vector Table)
  • 64KB of ROM
• C674x Instruction Set Features
  • Superset of the C67x+ and C64x+ ISAs
  • Up to 1600 MIPS and 1200 MFLOPS
  • Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
  • 8-Bit Overflow Protection
  • Bit-Field Extract, Set, Clear
  • Normalization, Saturation, Bit-Counting
  • Compact 16-Bit Instructions
• C674x Two-Level Cache Memory Architecture
  • 32KB of L1P Program RAM/Cache
  • 32KB of L1D Data RAM/Cache
  • 256KB of L2 Unified Mapped RAM/Cache
  • Flexible RAM/Cache Partition (L1 and L2)
• Enhanced Direct Memory Access Controller 3 (EDMA3):
  • 2 Channel Controllers
  • 3 Transfer Controllers
  • 64 Independent DMA Channels
  • 16 Quick DMA Channels
  • Programmable Transfer Burst Size
• TMS320C674x Floating-Point VLIW DSP Core
  • Load-Store Architecture With Nonaligned Support
  • 64 General-Purpose Registers (32-Bit)
  • Six ALU (32- and 40-Bit) Functional Units
    • Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
    • Supports up to Four SP Additions Per Clock, Four DP Additions Every Two Clocks
    • Supports up to Two Floating-Point (SP or DP) Reciprocal Approximation (RCPxP) and Square-Root Reciprocal Approximation (RSQRxP) Operations Per Cycle
  • Two Multiply Functional Units:
    • Mixed-Precision IEEE Floating-Point Multiply Supported up to:
      • 2 SP × SP → SP Per Clock
      • 2 SP × SP → DP Every Two Clocks
      • 2 SP × DP → DP Every Three Clocks
      • 2 DP × DP → DP Every Four Clocks
    • Fixed-Point Multiply Supports Two 32 × 32-Bit Multiplies, Four 16 × 16-Bit Multiplies, or Eight 8 × 8-Bit Multiplies per Clock Cycle, and Complex Multiples
  • Instruction Packing Reduces Code Size
  • All Instructions Conditional
  • Hardware Support for Modulo Loop Operation
  • Protected Mode Operation
  • Exceptions Support for Error Detection and Program Redirection
• Software Support
  • TI DSPBIOS™
  • Chip Support Library and DSP Library
• 128KB of RAM Shared Memory
• 1.8-V or 3.3-V LVCMOS I/Os (Except for USB and DDR2 Interfaces)
• Two External Memory Interfaces:
  • EMIFA
    • NOR (8- or 16-Bit-Wide Data)
    • NAND (8- or 16-Bit-Wide Data)
    • 16-Bit SDRAM With 128-MB Address Space
  • DDR2/Mobile DDR Memory Controller With one of the Following:
    • 16-Bit DDR2 SDRAM With 256-MB Address Space
    • 16-Bit mDDR SDRAM With 256-MB Address Space
• Three Configurable 16550-Type UART Modules:
  • With Modem Control Signals
  • 16-Byte FIFO
  • 16x or 13x Oversampling Option
• Two Serial Peripheral Interfaces (SPIs) Each With Multiple Chip Selects
• Two Multimedia Card (MMC)/Secure Digital (SD) Card Interfaces With Secure Data I/O (SDIO) Interfaces
• Two Master and Slave Inter-Integrated Circuits
  (I²C Bus™)
• Programmable Real-Time Unit Subsystem (PRUSS)
  • Two Independent Programmable Real-Time Unit (PRU) Cores
    • 32-Bit Load-Store RISC Architecture
    • 4KB of Instruction RAM Per Core
    • 512 Bytes of Data RAM Per Core
    • PRUSS can be Disabled Through Software to Save Power
    • Register 30 of Each PRU is Exported From the Subsystem in Addition to the Normal R31 Output of the PRU Cores.
  • Standard Power-Management Mechanism
    • Clock Gating
    • Entire Subsystem Under a Single PSC Clock Gating Domain
  • Dedicated Interrupt Controller
  • Dedicated Switched Central Resource
• USB 2.0 OTG Port With Integrated PHY (USB0)
  • USB 2.0 High- and Full-Speed Client
  • USB 2.0 High-, Full-, and Low-Speed Host
  • End Point 0 (Control)
  • End Points 1, 2, 3, and 4 (Control, Bulk, Interrupt, or ISOC) RX and TX
• One Multichannel Audio Serial Port (McASP):
  • Two Clock Zones and 16 Serial Data Pins
  • Supports TDM, I2S, and Similar Formats
  • DIT-Capable
  • FIFO Buffers for Transmit and Receive
• Two Multichannel Buffered Serial Ports (McBSPs):
  • Supports TDM, I2S, and Similar Formats
  • AC97 Audio Codec Interface
  • Telecom Interfaces (ST-Bus, H100)
  • 128-Channel TDM
  • FIFO Buffers for Transmit and Receive
• 10/100 Mbps Ethernet MAC (EMAC):
  • IEEE 802.3 Compliant
  • MII Media-Independent Interface
  • RMII Reduced Media-Independent Interface
  • Management Data I/O (MDIO) Module
• Real-Time Clock (RTC) With 32-kHz Oscillator and Separate Power Rail
• Three 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers)
• One 64-Bit General-Purpose or Watchdog Timer (Configurable as Two 32-Bit General-Purpose Timers)
• Two Enhanced High-Resolution Pulse Width Modulators (eHRPWMs):
  • Dedicated 16-Bit Time-Base Counter With Period and Frequency Control
  • 6 Single-Edge Outputs, 6 Dual-Edge Symmetric Outputs, or 3 Dual-Edge Asymmetric Outputs
  • Dead-Band Generation
  • PWM Chopping by High-Frequency Carrier
  • Trip Zone Input
• Three 32-Bit Enhanced Capture (eCAP) Modules:
  • Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) Outputs
  • Single-Shot Capture of up to Four Event Timestamps
• Packages:
  • 361-Ball Pb-Free PBGA [ZWT Suffix],
    0.80-mm Ball Pitch
• Commercial or Extended Temperature

1.2 Applications

• Professional or Private Mobile Radio (PMR)
• Industrial Automation
• Biometric Identification
• Smart Grid Substation Protection
• Industrial Portable Navigation Devices

1.3 Description

The OMAP-L132 C6000 DSP+ARM processor is a low-power applications processor based on an ARM926EJ-S and a C674x DSP core. This processor provides significantly lower power than other members of the TMS320C6000™ platform of DSPs.

The device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs) to quickly bring to market devices with robust operating systems, rich user interfaces, and high processor performance through the maximum flexibility of a fully integrated, mixed processor solution.

The dual-core architecture of the device provides benefits of both DSP and reduced instruction set computer (RISC) technologies, incorporating a high-performance TMS320C674x DSP core and an ARM926EJ-S core.

The ARM926EJ-S is a 32-bit RISC processor core that performs 32-bit or 16-bit instructions and processes 32-, 16-, or 8-bit data. The core uses pipelining so that all parts of the processor and memory system can operate continuously.

The ARM9 core has a coprocessor 15 (CP15), protection module, and data and program memory management units (MMUs) with table look-aside buffers. The ARM9 core has separate 16-KB instruction and 16-KB data caches. Both caches are 4-way associative with virtual index virtual tag (VIVT). The ARM9 core also has 8KB of RAM (Vector Table) and 64KB of ROM.

The device DSP core uses a 2-level cache-based architecture. The level 1 program cache (L1P) is a
32-KB direct mapped cache, and the level 1 data cache (L1D) is a 32-KB 2-way, set-associative cache. The level 2 program cache (L2P) consists of a 256-KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by the ARM9 and other hosts in the system, an additional 128KB of RAM shared memory is available for use by other hosts without affecting DSP performance.

For security-enabled devices, TI’s Basic Secure Boot lets users protect proprietary intellectual property and prevents external entities from modifying user-developed algorithms. By starting from a hardware-based “root-of-trust," the secure boot flow ensures a known good starting point for code execution. By default, the JTAG port is locked down to prevent emulation and debug attacks; however, the JTAG port can be enabled during the secure boot process during application development. The boot modules are encrypted while sitting in external nonvolatile memory, such as flash or EEPROM, and are decrypted and authenticated when loaded during secure boot. Encryption and decryption protects customers’ IP and lets them securely set up the system and begin device operation with known, trusted code.

Basic Secure Boot uses either SHA-1 or SHA-256, and AES-128 for boot image validation. Basic Secure Boot also uses AES-128 for boot image encryption. The secure boot flow employs a multilayer encryption scheme which not only protects the boot process but also offers the ability to securely upgrade boot and application software code. A 128-bit device-specific cipher key, known only to the device and generated using a NIST-800-22 certified random number generator, is used to protect customer encryption keys. When an update is needed, the customer creates a new encrypted image. Then the device can acquire the image through an external interface, such as Ethernet, and overwrite the existing code. For more details on the supported security features or TI’s Basic Secure Boot, see the TMS320C674x/OMAP-L1x Processor Security User’s Guide.

The peripheral set includes: a 10/100 Mbps Ethernet media access controller (EMAC) with a management data input/output (MDIO) module; one USB2.0 OTG interface; two I²C Bus interfaces; one multichannel audio serial port (McASP) with 16 serializers and FIFO buffers; two multichannel buffered serial ports (McBSPs) with FIFO buffers; two serial peripheral interfaces (SPIs) with multiple chip selects; four 64-bit general-purpose timers each configurable (one configurable as a watchdog); a configurable 16-bit host-port interface (HPI); up to 9 banks of general-purpose input/output (GPIO) pins, with each bank containing 16 pins with programmable interrupt and event generation modes, multiplexed with other peripherals; three UART interfaces (each with RTS and CTS); two enhanced high-resolution pulse width modulator (eHRPWM) peripherals; three 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 APWM outputs; two external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals; and a higher speed DDR2/Mobile DDR controller.

The EMAC provides an efficient interface between the device and a network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half- or full-duplex mode. Additionally, an MDIO interface is available for PHY configuration. The EMAC supports both MII and RMII interfaces.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each peripheral, see the related sections in this document and the associated peripheral reference guides.

The device has a complete set of development tools for the ARM9 and DSP. These tools include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows® debugger interface for visibility into source code execution.

1.4 Functional Block Diagram

Figure 1-1 Functional Block Diagram