RF430CL331H NFC Type 4B Dynamic Dual Interface Transponder
- SLASE18A September 2015 – November 2015 RF430CL331H
  
  PRODUCTION DATA.

Full reading width

DATA SHEET

RF430CL331H NFC Type 4B Dynamic Dual Interface Transponder

1 Device Overview

1.1 Features

Pass-Through Operation Sends Data Updates and Requests to Host Controller
I²C Interface Allows Writing and Reading of Internal SRAM
Prefetching, Caching, and Auto ACK Features Increase Data Throughput
Enables Data Streaming
All RF Communication up to Layer 4 Handled Automatically
Supports up to Maximum NDEF Message Size
Compliant With ISO/IEC 14443B
Supports up to 848 kbps

1.2 Applications

Wireless Firmware Updates
Wi-Fi® and Bluetooth® Pairing
Service Interface
Wireless Sensor Interfaces

1.3 Description

The TI Dynamic NFC/RFID Interface Transponder RF430CL331H is an NFC Tag Type 4 device that combines a contactless NFC/RFID interface and a wired I²C interface to connect the device to a host. The NDEF message can be written and read from the integrated I²C serial communication interface and can also be accessed and updated over a contactless interface using the integrated ISO/IEC 14443 Type B compliant RF interface that supports up to 848 kbps.

The device requests responses to NFC Type 4 commands on demand from the host controller and stores only a portion of the NDEF message in its buffer at any one time. This allows NDEF message size to be limited only by the memory capacity of the host controller and specification limitations.

Support of read caching, prefetching, and write automatic acknowledgment features allows for greater data throughput.

This device enables NFC connection handover for an alternative carrier like Bluetooth®, Bluetooth® low energy (BLE), or Wi-Fi as an easy and intuitive pairing process or authentication process with only a tap.

As a general NFC interface, the RF430CL331H enables end equipment to communicate with the fast-growing infrastructure of NFC-enabled smart phones, tablets, and notebooks.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE ⁽²⁾
RF430CL331HIPW	TSSOP (14)	5 mm × 4.4 mm
RF430CL331HRGT	VQFN (16)	3 mm × 3 mm

(1) For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

(2) The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.

1.4 Typical Application

Figure 1-1 shows a typical application.

Figure 1-1 Typical Application

2 Revision History

Changes from September 29, 2015 to November 30, 2015

Deleted "Suggested to be set to 0x3B" from Step 7(a)Go
Deleted "The recommended setting is maximum possible value, which is 0x3B" in the paragraph that starts "When the internal state machine determines..."Go

3 Terminal Configuration and Functions

3.1 Pin Diagrams

Figure 3-1 shows the pinout for the 14-pin PW package.

RF430CL331H pinout_pw14_331A_slase18.gif

Figure 3-1 14-Pin PW Package (Top View)

Figure 3-2 shows the pinout for the 16-pin RGT package.

Figure 3-2 16-Pin RGT Package (Top View)

3.2 Pin Attributes

Table 3-1 Pin Attributes

PIN NUMBER		SIGNAL NAME	SIGNAL TYPE ⁽¹⁾	BUFFER TYPE ⁽²⁾	POWER SOURCE	RESET STATE ⁽³⁾
PW	RGT	SIGNAL NAME	SIGNAL TYPE ⁽¹⁾	BUFFER TYPE ⁽²⁾	POWER SOURCE	RESET STATE ⁽³⁾
1	15	VCC	PWR	Power	VCC	N/A
2	1	ANT1	RF	Analog	–	N/A
3	2	ANT2	RF	Analog	–	N/A
4	3	RST	I	LVCMOS	VCC	PU
5	4	E0	I	LVCMOS	VCC	OFF
6	5	E1	I	LVCMOS	VCC	OFF
7	6	E2	I	LVCMOS	VCC	OFF
8	7	INTO	O	LVCMOS	VCC	OFF
9	8	I2C_READY	O	LVCMOS	VCC	DRIVE1
10	9	I2C_SIGNAL	O	LVCMOS	VCC	DRIVE1
11	10	SCL	I/O	LVCMOS	VCC	OFF
12	11	SDA	I/O	LVCMOS	VCC	OFF
13	12	VCORE	PWR	Power	VCC	N/A
14	13	VSS	PWR	Power	VCC	N/A
–	14	NC	–	–	–	–
–	16	NC	–	–	–	–

(1) Signal Types: I = Input, O = Output, I/O = Input or Output, PWR = Power, RF = Radio frequency

(2) Buffer Types: See Table 3-3 for details.

(3) Reset States:
OFF = High-impedance input with pullup or pulldown disabled (if available)
PD = High-impedance input with pulldown enabled
PU = High-impedance input with pullup enabled
DRIVE0 = Drive output low
DRIVE1 = Drive output high
N/A = Not applicable

3.3 Signal Descriptions

Table 3-2 describes the signals.

Table 3-2 Signal Descriptions

FUNCTION	SIGNAL NAME	PIN NUMBER		I/O ⁽¹⁾	DESCRIPTION
FUNCTION	SIGNAL NAME	PW	RGT	I/O ⁽¹⁾	DESCRIPTION
Power	VCC	1	15	PWR	3.3-V power supply
	VCORE	13	12	PWR	Regulated core supply voltage
	VSS	14	13	PWR	Ground supply
RF	ANT1	2	1	RF	Antenna input 1
RF	ANT2	3	2	RF	Antenna input 2
Serial communication	E0	5	4	I	I²C address select 0
	E1	6	5	I	I²C address select 1
	E2	7	6	I	I²C address select 2
	I2C_READY	9	8	O	High indicates that I²C communication can be started. Low indicates that I²C communication must not be started.
	I2C_SIGNAL	10	9	O	Low indicates that a wait time extension command is automatically being sent. I²C communication does not have to be stopped.
	SCL	11	10	I/O	I²C clock
	SDA	12	11	I/O	I²C data
System	INTO	8	7	O	Interrupt output
System	RST	4	3	I	Reset input (active low) ⁽²⁾
No connect	NC	–	14 16	–	Leave open, no connection

(1) I = Input, O = Output, PWR = Power, RF = RF antenna

(2) With integrated pullup

3.4 Pin Multiplexing

None of the pins on this device are multiplexed.

Table 3-3 Buffer Type

BUFFER TYPE (STANDARD)	NOMINAL VOLTAGE	HYSTERESIS	PU OR PD	NOMINAL PU OR PD STRENGTH (µA)	OUTPUT DRIVE STRENGTH (mA)	OTHER CHARACTERISTICS
LVCMOS	3.3 V	Y	N/A	See Section 4.6, Electrical Characteristics, Digital Inputs	See Section 4.7, Electrical Characteristics, Digital Outputs
Analog, RF	3.3 V	N	N/A	N/A	N/A	See analog modules in Section 4, Specifications, for details
Power	3.3 V	Y with SVS on	N/A	N/A	N/A

3.5 Connections for Unused Pins

Leave no connect (NC) pins unconnected.

Leave unused outputs unconnected.

Drive or pull unused inputs high or low.