• Menu
  • Product
  • Email
  • PDF
  • Order now

  • SN74ACT3G99 Triple Ultra-Configurable Multiple-Function Gates With 3-State Outputs And TTL-Compatible Schmitt-Trigger Inputs

    • SCASE39 November   2024 SN74ACT3G99

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • SN74ACT3G99 Triple Ultra-Configurable Multiple-Function Gates With 3-State Outputs And TTL-Compatible Schmitt-Trigger Inputs
  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Switching Characteristics
    7. 5.7 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Combinatorial Logic Configurations
    4. 7.4 Feature Description
      1. 7.4.1 Balanced CMOS 3-State Outputs
      2. 7.4.2 TTL-Compatible Schmitt-Trigger CMOS Inputs
      3. 7.4.3 Clamp Diode Structure
    5. 7.5 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
        1. 8.2.1.1 Power Considerations
        2. 8.2.1.2 Input Considerations
        3. 8.2.1.3 Output Considerations
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • DGS|20
    • MPSS137
  • PW|20
    • MPDS362A
  • RKS|20
    • MPQF266C
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • scase39_oa
  • scase39_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Data Sheet

SN74ACT3G99 Triple Ultra-Configurable Multiple-Function Gates With 3-State Outputs And TTL-Compatible Schmitt-Trigger Inputs

1 Features

  • Operating voltage range of 4.5V to 5.5V
  • TTL-compatible Schmitt-trigger inputs support slow and noisy input signals
  • Continuous ±24mA output drive at 5V
  • Supports up to ±75mA output drive at 5V
    in short bursts
  • Drives 50Ω transmission lines
  • Fast operation with delay of 12ns max

2 Applications

  • Combine power good signals
  • Combine enable signals
  • Eliminate slow or noisy input signals
  • Synchronize inverted clock inputs
  • Debounce a switch
  • Use fewer inputs to monitor error signals
  • Data selection
  • Multiplexing

3 Description

The SN74ACT3G99 device contains three independent configurable logic gates with 3-state outputs. Each gate has four inputs and performs the boolean function Y = (A•C+B•C)⊕D.

Device Information
PART NUMBERPACKAGE(1)PACKAGE SIZE(2)BODY SIZE(3)
SN74ACT3G99DGS (VSSOP, 20)7.2mm × 7.8mm7.2mm × 5.3mm
PW (TSSOP , 20)6.5mm × 6.4mm6.5mm × 4.4mm
RKS (VQFN, 20) 4.5mm × 2.5mm 4.5mm × 2.5mm
(1) For more information, see Section 11.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.
(3) The body size (length × width) is a nominal value and does not include pins.
SN74ACT3G99 Functional Diagram Functional Diagram

4 Pin Configuration and Functions

SN74ACT3G99 PW or DGS Package, 20-Pin TSSOP or VSSOP (Top View)Figure 4-1 PW or DGS Package, 20-Pin TSSOP or VSSOP (Top View)
SN74ACT3G99 RKS Package, 20-Pin VQFN (Transparent Top View)Figure 4-2 RKS Package, 20-Pin VQFN (Transparent Top View)
Table 4-1 Pin Functions
PIN TYPE(1) DESCRIPTION
NAME NO.
OE1 1 I Output enable input for Channel 1, active-low
A1 2 I Channel 1, Input A
B1 3 I Channel 1, Input B
OE2 4 I Output enable input for Channel 2, active-low
A2 5 I Channel 2, Input A
B2 6 I Channel 2, Input B
Y2 7 O Channel 2, Output Y
D2 8 I Channel 2, Input D
C2 9 I Channel 2, Input C
GND 10 G Ground
C3 11 I Channel 3, Input C
D3 12 I Channel 3, Input D
Y3 13 O Channel 3, Output Y
B3 14 I Channel 3, Input B
A3 15 I Channel 3, Input A
OE3 16 I Output enable input for Channel 3, active-low
C1 17 I Channel 1, Input C
D1 18 I Channel 1, Input D
Y1 19 O Channel 1, Output Y
VCC 20 P Positive supply
Thermal Pad(2) — The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.
(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power
(2) RKS package only.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale