Refer to the PDF data sheet for device specific package drawings
The TPA3250 device is a high performance class-D power amplifier that enables true premium sound quality with class-D efficiency. It features an advanced integrated feedback design and proprietary high-speed gate driver error correction (PurePath™ Ultra-HD). This technology allows ultra low distortion across the audio band and superior audio quality. With a 32V power supply the device can drive up to 2 x 130 W peak into 4-Ω load and 2 x 70 W continuous into 8-Ω load and features a 2 VRMS analog input interface that works seamlessly with high performance DACs such as TI's PCM5242. In addition to excellent audio performance, TPA3250 achieves both high power efficiency and very low power stage idle losses below 1 W. This is achieved through the use of 60 mΩ MOSFETs and an optimized gate driver scheme that achieves significantly lower idle losses than typical discrete implementations.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
TPA3250 | HTSSOP (44) | 6.10mm x 14.00mm |
Changes from * Revision (December 2015) to A Revision
DEVICE NAME | DESCRIPTION |
TPA3251 | 175-W Stereo Class-D PurePath™ Ultra-HD Analog Input Audio Power Amplifier |
TPA3116D2 | 50W Filter-Free Class-D Stereo Amplifier Family with AM Avoidance |
TPA3118D2 | 30W Filter-Free Class-D Stereo Amplifier Family with AM Avoidance |
The TPA3250 is available in a thermally enhanced TSSOP package.
The package type contains a PowerPad™ that is located on the bottom side of the device for thermal connection to the PCB.
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
AVDD | 9 | P | Internal voltage regulator, analog section |
BST_A | 23 | P | HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_A required. |
BST_B | 24 | P | HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_B required. |
BST_C | 43 | P | HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_C required. |
BST_D | 44 | P | HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_D required. |
CLIP_OTW | 2 | O | Clipping warning and Over-temperature warning; open drain; active low |
C_START | 8 | O | Startup ramp, requires a charging capacitor to GND |
DVDD | 12 | P | Internal voltage regulator, digital section |
FAULT | 4 | O | Shutdown signal, open drain; active low |
FREQ_ADJ | 15 | O | Oscillator frequency programming pin |
GND | 10, 11, 25, 26, 33, 34, 41, 42 | P | Ground |
GVDD_AB | 22 | P | Gate-drive voltage supply; AB-side, requires 0.1 µF capacitor to GND |
GVDD_CD | 1 | P | Gate-drive voltage supply; CD-side, requires 0.1 µF capacitor to GND |
INPUT_A | 17 | I | Input signal for half bridge A |
INPUT_B | 18 | I | Input signal for half bridge B |
INPUT_C | 7 | I | Input signal for half bridge C |
INPUT_D | 6 | I | Input signal for half bridge D |
M1 | 20 | I | Mode selection 1 (LSB) |
M2 | 19 | I | Mode selection 2 (MSB) |
OC_ADJ | 16 | I/O | Over-Current threshold programming pin |
OSC_IOM | 14 | I/O | Oscillator synchronization interface |
OSC_IOP | 13 | O | Oscillator synchronization interface |
OUT_A | 27, 28 | O | Output, half bridge A |
OUT_B | 32 | O | Output, half bridge B |
OUT_C | 35 | O | Output, half bridge C |
OUT_D | 39, 40 | O | Output, half bridge D |
PVDD_AB | 29, 30, 31 | P | PVDD supply for half-bridge A and B |
PVDD_CD | 36, 37, 38 | P | PVDD supply for half-bridge C and D |
RESET | 5 | I | Device reset Input; active low |
VDD | 21 | P | Power supply for internal voltage regulator requires a 10-µF capacitor with a 0.1-µF capacitor to GND for decoupling. |
VBG | 3 | P | Internal voltage reference requires a 0.1-µF capacitor to GND for decoupling. |
PowerPAD™ | P | Ground, connect to PCB copper pour. Placed on bottom side of device. |
MODE PINS | INPUT MODE | OUTPUT CONFIGURATION | DESCRIPTION | |||
---|---|---|---|---|---|---|
M2 | M1 | |||||
0 | 0 | 2N + 1 | 2 × BTL | Stereo BTL output configuration | ||
0 | 1 | 2N/1N + 1 | 1 x BTL + 2 x SE | 2.1 BTL + SE mode | ||
1 | 0 | 2N + 1 | 1 x PBTL | Parallelled BTL configuration. Connect INPUT_C and INPUT_D to GND. | ||
1 | 1 | 1N +1 | 4 x SE | Single ended output configuration |