TPIC2050 Serial I/F Controlled 9-Channel Motor-Driver With 3-Beam Laser Diode Driver
- SLIS167 August 2015 TPIC2050
  
  PRODUCTION DATA.

Full reading width

DATA SHEET

TPIC2050 Serial I/F Controlled 9-Channel Motor-Driver With 3-Beam Laser Diode Driver

1 Features

Serial Port Digital Interface
- Serial Peripheral Interface (SPI)
- 4-Wire Interface: SSZ, SCLK, SIMO, SOMI
- Maximum Read/Write 35 MHz
- 3.3-V Digital I/O
Actuator and Motor Driver
- PWM Control With H-Bridge Output
- Focus / Tracking / Tilt Actuator Driver With 12-Bit DAC Control
- Sled Motor Drivers With Current Mode, 10-Bit DAC Control
- Load Driver With 12-Bit DAC Control Selectable 5 V, 12 V
- Stepping Motor Driver With 8-Bit PWM Control
Spindle Motor Driver
- Low Rdson 0.3-Ω Typical MOSFET Output
- Sensor-Less: Rotor Position Sense by Motor BEMF
- Applicable for 10500 rpm Revolution Speed (Assumed in Using 12-Pole Motor)
- 12-Bit Spindle DAC Programmed Via Serial Port
- Self-Contained Inductive Position Sense and Startup
- Auto-Brake Function Which Selects the Optimal Brake Mode in Each Rotation Speed
- 1.5-A Maximum Continuous Current Excluding Thermal Issues
Utility Functions
- Status Latch: Act Timer, SIF Error, PWR Monitor, Thermal Protection, and OCP Error
- On-Chip Thermometer (15 to 165°C)
3-Beam Laser Diode Driver
- 120-mA Current Output With 11-Bit DAC Register or Analog Input (VLDDIN)
- Slope-Controlled Current for Rapid Change
- Select Output Port of CD, DVD, BD by Serial Bit
Protection
- Individual Thermal Protect Circuit on SPM and Actuator Driver
- Two Alert Levels: Pre-Detect and Detect in Thermal Protection
- ACTTEMP: Monitor the Actuator Temperature Calculated from Integrating the DAC Value Set Up in the Past
- Short-Circuit Protection in SPM, Sled, Load, Actuator, and Step-Driver Channel
- Hardware Device Disable Pin, XRSTIN
- Power Monitor by Undervoltage Lockout (UVLO) and Overvoltage Protection (OVP)
- Tray-Lock Detection
- PREOVP-12V: Prevent the 12-V OVP Detection by the Motor BEMF at SPM Brake

2 Applications

Optical Disc Drive (Blu-ray, DVD, CD)

3 Description

The TPIC2050 is low-noise-type motor driver IC suitable for 12-V ODD. The 9-channel driver, IC controlled by serial interface, is optimum for driving a spindle motor, sled motor (stepping motor applicable), load motor, focus / tracking / tilt actuators, and stepping motor for the collimator lens.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPIC2050	HTSSOP (56)	6.10 mm × 14.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

4 Revision History

DATE	REVISION	NOTES
August 2015	*	Initial release.

5 Description (continued)

The spindle motor driver part builds in the sensor-less logic that attains low-noise operation at start-up and while running. Motors or sensors, such as a Hall device, are not required by the starting circuit for self-starting, or for performing position detection by BEMF. As the output stage of all channels works in efficient PWM driving, low-power operation by PWM control is possible. Neutral zone-less control is possible for a focus / tracking / tilt actuator driver. In addition, the spindle part output current limiting circuit, thermal shutdown circuit, sled-end detection circuit, collimator lens end detection circuit, actuator protection, and three beam laser drivers are built in. The newly added built-in thermometer can measure IC temperature.

6 Pin Configuration and Functions

DFD Package

56-Pin HTSSOP

Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
SLED1_P	1	OUT	Sled1 positive output terminal
SLED1_N	2	OUT	Sled1 negative output terminal
P12V_3	3	PS	Power supply terminal for 12-V drivers output
SLED2_P	4	OUT	Sled2 positive output terminal
SLED2_N	5	OUT	Sled2 negative output terminal
PGND_2	6	PS	GND terminal for 12-V drivers
C10V	7	MISC	Capacitance connection terminal for internal regulator
CP1	8	MISC	Capacitance connection for charge pump
CP2	9	MISC	Capacitance connection for charge pump
CP3	10	MISC	Capacitance connection for charge pump
GPOUT	11	OUT	General-purpose output (test monitor)
XFG	12	OUT	Motor speed signal output
RDY	13	OUT	Device ready signal. Internally pulled up to SIOV
SSZ	14	IN	SIO slave select low active input terminal
SCLK	15	IN	SIO serial clock input terminal
SIMO	16	IN	SIO slave input master output terminal
SOMI	17	OUT	SIO slave output master input terminal
SIOV	18	PS	Power-supply terminal for serial port. 3.3-V typical
XRSTIN	19	IN	RESET input terminal to disable the driver IC
TEST1	20	MISC	Test pin. Should be open
VLDDIN	21	IN	Laser diode control analog signal input 0 to 3-V terminal. Required to set register when using VLDDIN input. Open in case of non-use analog input.
CV3P3	22	MISC	Capacitance terminal for internal 3.3-V core (typical 0.1 µF)
AGND/DGND	23	PS	Ground terminal for internal digital and analog
A9P5V	24	PS	Power-supply terminal 9.5-V laser diode for BD
ILDD_BD	25	OUT	Laser diode for BD output terminal
ILDD_DVD	26	OUT	Laser diode for DVD output terminal
ILDD_CD	27	OUT	Laser diode for CD output terminal
CP5V	28	MISC	Capacitance connection terminal for control system power supply. Connect a ≥0.1-µF decoupling capacitor.
LOAD_P	29	OUT	Load positive output terminal
LOAD_N	30	OUT	Load negative output terminal
P5V12L	31	PS	Power-supply terminal (5 or 12 V) for load driver output stages.
TEST2	32	MISC	Test pin. Should be open
TEST3	33	MISC	Test pin. Should be connected to P5V.
P5V_1	34	PS	Power-supply terminal for tilt/focus/tracking drivers
TLT_N	35	OUT	Tilt negative output terminal
TLT_P	36	OUT	Tilt positive output terminal
TRK_P	37	OUT	Tracking positive output terminal
TRK_N	38	OUT	Tracking negative output terminal
FCS_P	39	OUT	Focus positive output terminal
FCS_N	40	OUT	Focus negative output terminal
PGND_1	41	PS	GND terminal for tilt/focus/tracking channel drivers
P12V_1	42	PS	Power-supply terminal for 12-V driver output stage
U	43	OUT	U-phase output terminal for spindle motor
ICOM1	44	MISC	Current sense resistor terminal for spindle driver
V	45	OUT	V-phase output terminal for spindle motor
P12V_2	46	PS	Power-supply terminal for 12-V driver output stage
W	47	OUT	W-phase output terminal for spindle motor
ICOM2	48	MISC	Current sense resistor terminal for spindle driver
MCOM	49	IN	Motor center tap connection
ISENSE	50	IN	Current sense input terminal for spindle drivers
AGND	51	PS	Ground terminal for internal analog
STP1_P	52	OUT	STP1 positive output terminal for collimator
STP1_N	53	OUT	STP1 negative output terminal for collimator
STP2_P	54	OUT	STP2 positive output terminal for collimator
STP2_N	55	OUT	STP2 negative output terminal for collimator
P5V_2	56	PS	Power supply terminal for 5-V driver output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	5-V supply voltage P5V		6	V
	12-V supply voltage P12V		15
	9.5-V supply voltage A9P5V		15
	Load supply P5V12 voltage		15
	Spindle output peak voltage		15
	Spindle output current		2.5	A
	Spindle output peak current, (PW ≤ 2 ms, Duty ≤ 30%)		3.5
	Sled output peak current		1.0
	Focus/tracking/tilt driver output peak current		1.0
	Load driver output peak current		1.0
	Laser diode driver output peak current		247⁽³⁾	mA
	Input/output voltage	–0.3	V_CC + 0.3	V
	Power dissipation⁽²⁾		1344	mW
	Operating temperature	–20	75	°C
	Lead temperature 1.6 mm from case for 10 s		260
T_stg	Storage temperature	–60	150

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) A lower R_θJC is attainable if the exposed pad is connected to a large copper ground plane. R_θJC and R_θJA are values for 56-pin TSSOP without a exposed heat slug (HSL) on bottom. Actual thermal resistance would be better than the above values.

(3) The LDD output time of the maximum current should maintain 25% or less of the xsleep total ON time.

7.2 ESD Ratings

			VALUE	UNIT
V_(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001⁽¹⁾	±2000	V
V_(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
P5V	Operating supply voltage (apply for P5V)	4.5	5.0	5.5	V
P12V	Driver 12-V supply voltage (apply for P12V⁽¹⁾)	10.8	12.0	13.2
A9P5V	Power supply laser diode for BD (apply for A9P5V)	7.65	9.5	10.45
P5V12L	Load operating supply voltage (apply for P5V12L)	4.5	5.0	5.5
P5V12L	Load operating supply voltage (apply for P5V12L)	10.8	12.0	13.2
VSIOV	SIOV voltage	3.0	3.3	36
T_ope	Operating temperature range	–20	25	75	°C
Fck	SCLK frequency	30	33.8688	35	MHz
VSIFH	SIMO, SSZ, SCLK pin 'H' level input voltage range	2.2		SIOV + 0.2	V
VSIFL	SIMO, SSZ, SCLK pin 'L' level input voltage range	–0.2		0.8
VIHB	XRSTIN pin 'H' level input voltage	2.2		P5V + 0.1
VILB	XRSTIN pin 'L' level input voltage range	–0.1		0.8
ISPMOA	Spindle output average current U,V,W Total)		0.5	1.7	A
ISPMO	Spindle output current			1.7
ISLDOA	Sled output average current		0.25	0.8
IACTOA	Focus/ tracking/ tilt/ loading output average current		0.5	0.8
ISTPOA	STP output average current		300		mA

(1) (P5V = 4.5 to 5.5 V, P12V = 10.8 to 13.2 V, CATA ≈ –20℃ to 75℃, unless otherwise noted)

7.4 Thermal Information

THERMAL METRIC⁽¹⁾		TPIC2050	UNIT
		DFD (HTSSOP)
		56 PINS
R_θJA	Junction-to-ambient thermal resistance	16.7	°C/W
R_θJC	Junction-to-case thermal resistance	0.8	°C/W
R_θJB	Junction-to-board thermal resistance	5.1	°C/W
ψ_JT	Junction-to-top characterization parameter	0.9	°C/W
ψ_JB	Junction-to-board characterization parameter	5.1	°C/W
R_θJC(bot)	Junction-to-case (bottom) thermal resistance	0.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON PART
I_STBY	Standby supply current	Standby mode		0.6	1.2	mA
V_CV3	CV3P3 output voltage	I_load = 25 mA	3.1	3.3	3.4	V
R_XM	XRSTIN pulldown resistor		100	200	300	kΩ
R_RDY	RDY pullup resistor		1.5	33	49.5	kΩ
V_RDY	RDY low level output voltage	SIOV = 3.3 V, I_OL = –100 µA			0.3	V
R_XFG	XFG output resistor		100	200	300	Ω
V_XFGH	XFG high-level output voltage	SIOV = 3.3 V, XSLEEP = 1, I_OH = 100 µA	SIOV – 0.3			V
V_XFGL	XFG low-level output voltage	SIOV = 3.3 V, XSLEEP = 1, I_OL = 100 µA			0.3	V
R_GPO	GPOUT output resistor		100	200	300	Ω
V_GPOH	GPOUT high-level output voltage	SIOV = 3.3 V, XSLEEP = 1, GPOUT_ENA = 1, GPOUT_HL = 1, I_OH = 100 µA	SIOV – 0.3			V
V_GPOL	GPOUT low-level output voltage	SIOV = 3.3 V, XSLEEP = 1, GPOUT_ENA = 1, GPOUT_HL = 0, I_OH = 100 µA			0.3	V
T_TSD	Thermal protection on temperature	Design value	135	150	165	°C
TSD_hys	Thermal protection hysteresis temperature		5	15	25	°C
V_onvcc	P5V reset on voltage		3.6	3.7	3.8	V
V_offvcc	P5V reset off voltage		3.8	3.9	4.0	V
V_onvcc	P12V reset on voltage		7.9	8.4	8.9	V
V_offcc	P12V reset off voltage		8.3	8.8	9.3	V
V_onCV3	CV3P3 reset on voltage		2.6	2.7	2.8	V
V_offCV3	CV3P3 reset off voltage		2.7	2.8	2.9	V
V_ovpPspmOn	OVP predetection voltage (spindle)		13.4	14.1	14.8⁽¹⁾	V
V_ovpPspmOff	OVP prerelease voltage (spindle)		13.1	13.8	14.5⁽¹⁾	V
V_ovpspmOn	OVP detection voltage (spindle)		14.2	14.9	15.6⁽¹⁾	V
V_ovpspmOff	OVP release voltage (spindle)		13.9	14.6	15.3⁽¹⁾	V
V_ovpOn	OVP detection voltage (except spindle)		6.0	6.2	6.4⁽¹⁾	V
V_ovpOff	OVP release voltage (except spindle)		5.8	6.0	6.2⁽¹⁾	V
CHARGE PUMP PART
F_CHGP	Frequency	XSLEEP = 1	132.6	156	179.4	kHz
V_CHGP	Output voltage	Ccp1 = Ccp3 = 0.1 µF Io = –1 mA	15.6	18.5	21.4	V
SPINDLE MOTOR DRIVER PART
R_ttlSPM	Total output resistance high side + low side	I_OUT = 500 mA		0.3	0.6	Ω
V_Isns	Spindle current limit reference voltage		160	170	180	mV
V_IsnsP	Spindle current limit reference voltage	For flash peak current detection	179	194	209	mV
R_esSPM	Resolution			12		bit
V_outSPM	Spindle gain	Magnification to 1.0 inputs	12.4	14.0	15.6	times
WidDZSPM	Spindle dead band	Forward	12h	52h	92h
WidDZSPM	Spindle dead band	Reverse	–92h	–52h	–12h
SLED MOTOR DRIVER PART
R_ttlSLD	Total output resistance high side + low side	P12V = 10.8 to 13.2 V, IO = 500 mA		1.6	2.5	Ω
ResSLD	Resolution			10		bit
WidDZSLD	Input dead band	Forward	+4h	+33h	+62h
WidDZSLD	Input dead band	Reverse	–62h	–33h	–4h
G_nSLD	Sled current gain	P5V = 5 V, P12V = 12 V VSLED = 7FFh	760	880	1000	mA
V_thEdetSLD	END_DET BEMF threshold voltage	ENDDET_SLCT = 0, SLEDENDTH<1:0> = ,SLED Enable	62	124	186	mV
FOCUS/TILT/TRACKING DRIVER PART
R_ttlAct	Each channel total output resistance high side + low side	P5V = 4.5 V to 5.5 V, IO = 500 mA		0.7	1.1	Ω
ResACT	Resolution			12		bit
V_OfstACT	Each channel output offset voltage	DAC_code = 000h	–30	0	30	mV
G_nAct	Each channel voltage gain	Magnification to 1.0 inputs	4.7	6.0	7.6	times
LOAD DRIVER PART
R_ttlLOD	Total output resistance high side + low side	P5V12L = 4.5 to 5.5 V, I_O = 500 mA		1.2	1.9	Ω
R_ttlLOD	Total output resistance high side + low side	P5V12L = 10.8 to 13.2 V, I_O = 500 mA		1.2	1.9	Ω
ResLOD	Resolution			12		bit
G_nLOD	Voltage gain	P5V12L = 4.5 to 5.5 V	4.7	6.0	7.6	V
G_nLOD	Voltage gain	P5V12L = 10.8 to 13.2 V	11.1	14.0	17.6	V
WidDZLOD	Dead band	Forward		20h
WidDZLOD	Dead band	Reverse		–21h
LockDth	Tray lock detect threshold current	P5V12L = 5 V, TRAY_LOCKDET[2:0] = 1	80	100	120	mA
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 1	80	100	120
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 2	120	150	180
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 2	120	150	180
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 3	160	200	240
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 3	160	200	240
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 4	212	250	287
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 4	212	250	287
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 5	255	300	345
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 5	255	300	345
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 6	297	300	345
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 6	297	300	345
		P5V12L = 5 V, TRAY_LOCKDET[2:0] = 7	340	400	460
		P5V12L = 12 V, TRAY_LOCKDET[2:0] = 7	340	400	460
STEPPING MOTOR DRIVER PART
R_ttlSTP	Total output resistance high side + low side	I_O = 100 mA		1.0	1.5	Ω
ResSTP	Resolution			8		bit
I_ocpSTP	Overcurrent protection level		595	850	1148⁽¹⁾	mA
t_DlyocpSTP	OCP monitor delay time		0.7	1.0	1.3⁽¹⁾	µs
t_hlocpSTP	OCP hold time		17	25	32⁽¹⁾	ms
V_thEdetSTP	END_DET threshold level	ENDDET_SLCT = 1, STPDENDTH<1:0> = 00, STP Enable	19	39	59	mV
LDD DRIVER PART
AV⁽²⁾	LDD current gain in digital mode VLDD = 0x7FF IUP = 00	LDD_MSEL:01(CD), 10(DVD) A9P5V = 7.65 to 10.45 V	102	120	138	mA
		LDD_MSEL:11(BD) A9P5V = 8.55 to 10.45 V	102	120	138
		LDD_MSEL:11(BD) A9P5V = 7.65 to 8.55 V	98	120	141
AV⁽²⁾	LDD current gain in analog mode VLDDIN input voltage = 3 V IUP = 00	LDD_MSEL:01(CD), 10(DVD) A9P5V = 7.65 to 10.45 V	102	120	138	mA
		LDD_MSEL:11(BD) A9P5V = 8.55 to 10.45 V	102	120	138
		LDD_MSEL:11(BD) A9P5V = 7.65 to 8.55 V	98	120	141
AV⁽²⁾⁽³⁾	LDD current gain by IUP setting (digital mode only) LDD_MSEL: 01(CD), 10(DVD)	VLDD = 0x7FF, LDD_IUP = 00	102	120	138	mA
		VLDD = 0, LDD_IUP = 00	–10	0	10
		VLDD = 0x7FF, LDD_IUP = 01	119	149	178
		VLDD = 0x7FF, LDD_IUP = 10	141	177	212
		VLDD = 0x7FF, LDD_IUP = 11	164	206	247
AV⁽²⁾⁽³⁾	LDD current gain by IUP setting (digital mode only) LDD_MSEL:11(BD) at A9P5V = 8.55 to 10.45 V	VLDD = 0x7FF, LDD_IUP = 00	102	120	138	mA
		VLDD = 0, LDD_IUP = 00	–10	0	10
		VLDD = 0x7FF, LDD_IUP = 01	119	149	178
		VLDD = 0x7FF, LDD_IUP = 10	141	177	212
		VLDD = 0x7FF, LDD_IUP = 011	164	206	247
AV⁽²⁾⁽³⁾	LDD current gain by IUP setting (digital mode only) LDD_MSEL:11(BD) at A9P5V = 7.65 to 8.55 V	VLDD = 0x7FF, LDD_IUP = 00	98	120	141	mA
		VLDD = 0, LDD_IUP = 00	–10	0	10
		VLDD = 0x7FF, LDD_IUP = 01	114	149	183
		VLDD = 0x7FF, LDD_IUP = 10	136	177	217
		VLDD = 0x7FF, LDD_IUP = 11	158	206	253
ResLDD	LDD current gain	P5V = 4.5 V to 5.5 V, A9P5V = 9.5 V		11		bit
t_r	Rise time of ILDD	P5V = 5 V VLDDIN = 0 → 0x7FF 120 mA	162	203	243	µs
t_f	Fall time of ILDD	P5V = 5 V VLDDIN = 　0x7FF → 0 50 mA	162	203	243	µs
I_Z	VLDDIN input impedance		100	200	300	kΩ
LDDdbA	Low voltage dead band		140	200	260	mV
LDDdbA	Low voltage dead band			0x3F		bit
THERMOMETER PART
ResTEMP	Resolution			6		bit
T_rng	Temperature range	CHIPTEMP[5:0] = 00	8	15	22	°C
T_rng	Temperature range	CHIPTEMP[5:0] = 3Fh	155	165	175	°C
F_TEMP	Update cycle			10		kHz
ACTUATOR PROTECTION
t_intACTTEMP	Update cycle			26		ms
SERIAL PORT VOLTAGE LEVELS
SOMI	High-level output voltage, V_OH	I_OH = 1 mA	80% SIOV			V
SOMI	Low-level output voltage, V_OL	I_OL = 1 mA			20% SIOV	V
SIMO	High-level input voltage, V_IH		70% SIOV			V
SIMO	Low-level input voltage, V_IL				20% SIOV	V
t_SIMO	Input rise/fall time	20% ⇔ 80% SIOV			3.5	ns
t_SOMI	Output rise/fall time⁽⁴⁾	Cload = 30 pF, 20% ⇔ 80% SIOV			10	ns
R_SCLK	Internal pulldown resistance		100	200	300	kΩ
R_SSZ	Internal pullup resistance		100	200	300	kΩ

(1) These value are protection functions only, and stress beyond those listed under Recommended Operating Conditions may cause permanent damage to the device.

(2) ILDD_BD = 4.5 V, ILDD_CD = 2.1 V ILDD_DVD = 2.1 V

(3) LDD_IUP settings are only for digital mode.

(4) Specified by design

7.6 Serial I/F Write Timing Requirements

			MIN	MAX	UNIT
ƒ_ck	SCLK clock frequency	SIOV = 3.3 V		35	MHz
t_ckl	SCLK low time		11		ns
t_ckh	SCLK high time		11		ns
t_sens	SSZ setup time		7		ns
t_senh	SSZ hold time		7		ns
t_sl	SSZ disable high time		11		ns
t_ds	SIMO setup time (Write)		7		ns
t_dh	SIMO hold time (Write)		7		ns

Figure 1. Serial Port Write Timing

7.7 Serial I/F Read Timing Requirements

			MIN	MAX	UNIT
ƒ_ck	SCLK clock frequency	SIOV = 3.3 V		35	MHz
t_ckl	SCLK low time		11		ns
t_ckh	SCLK high time		11		ns
t_sens	SSZ setup time		7		ns
t_senh	SSZ hold time		7		ns
t_sl	SSZ disable high time		11		ns
t_ds	SIMO setup time (Write)		7		ns
t_dh	SIMO hold time (Write)		7		ns
t_rdly	SOMI delay time (Read)	CLOAD = 10 pF, SIOV = 3.3 V	2	9	ns
t_sendl	SOMI hold time (Read)	CLOAD = 10 pF, SIOV = 3.3 V	2	9	ns
t_rls	SOMI release time (Read)	CLOAD = 10 pF, SIOV = 3.3 V from SSZ rise to SOMI HIZ	0	9	ns

Figure 2. Serial Port Read Timings

TPIC2050 slis167_ser_port_read_tim_adv_mode.gif

Figure 3. Serial Port Read Timings (Advanced Read Mode)

7.8 Typical Characteristics

Figure 4. STP1 Driver: DAC Code vs Output On Duty

Figure 5. STP2 Driver: DAC Code vs Output On Duty