• Menu
  • Product
  • Email
  • PDF
  • Order now

  • TPS730 Low-Noise, High PSRR, RF, 200-mA Low-Dropout Linear Regulators

    • SBVS054J November   2004  – April 2015 TPS730

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • TPS730 Low-Noise, High PSRR, RF, 200-mA Low-Dropout Linear Regulators
  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1 Undervoltage Lockout (UVLO)
      2. 7.3.2 Shutdown
      3. 7.3.3 Foldback Current Limit
    4. 7.4 Device Functional Modes
      1. 7.4.1 Normal Operation
      2. 7.4.2 Dropout Operation
      3. 7.4.3 Disabled
  8. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Adjustable Operation
      2. 8.1.2 Capacitor Recommendations
      3. 8.1.3 Input and Output Capacitor Requirements
      4. 8.1.4 Noise Reduction and Feed-Forward Capacitor Requirements
      5. 8.1.5 Reverse Current Operation
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Do's and Don'ts
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance
    2. 10.2 Layout Example
    3. 10.3 Thermal Considerations
    4. 10.4 Power Dissipation
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 11.1.1.1 Spice Models
      2. 11.1.2 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  12. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 TPS730YZQ Nanostar™ Wafer Chip Scale Information
  13. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • YZQ|5
    • MXBG047C
  • DBV|5
    • MPDS018T
  • DBV|6
    • MPDS026Q
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • sbvs054j_oa
  • sbvs054j_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

TPS730 Low-Noise, High PSRR, RF, 200-mA Low-Dropout Linear Regulators

1 Features

  • 200-mA RF Low-Dropout Regulator
    With Enable
  • Available in Fixed Voltages from 1.8 V to 3.3 V and Adjustable Voltages (1.22 V to 5.5 V)
  • High PSRR (68 dB at 100 Hz)
  • Low Noise (33 μVRMS, TPS73018)
  • Fast Start-Up Time (50 μs)
  • Stable With a 2.2-μF Ceramic Capacitor
  • Excellent Load/Line Transient Response
  • Very Low Dropout Voltage (120 mV at 200 mA)
  • 5- and 6-Pin SOT-23 (DBV), and Wafer Chip Scale (YZQ) Packages

2 Applications

  • RF: VCOs, Receivers, ADCs
  • Audio
  • Cellular and Cordless Telephones
  • Bluetooth®, Wireless LAN
  • Handheld Organizers, PDAs

3 Description

The TPS730 family of low-dropout (LDO) low-power linear voltage regulators features high power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient responses in a small SOT-23 package. NanoStar™ packaging gives an ultrasmall footprint as well as an ultralow profile and package weight, making it ideal for portable applications such as handsets and PDAs. Each device in the family is stable, with a small, 2.2-μF ceramic capacitor on the output. The TPS730 family uses an advanced, proprietary BiCMOS fabrication process to yield low dropout voltages (for example, 120 mV at 200 mA, TPS73030). Each device achieves fast start-up times (approximately 50 μs with a 0.001-μF bypass capacitor) while consuming low quiescent current (170 μA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μA. The TPS73018 exhibits approximately 33 μVRMS of output voltage noise at 1.8 V output with a 0.01-μF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high PSRR and low-noise features as well as the fast response time.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
TPS730 SOT-23 (5) 2.90 mm × 1.60 mm
SOT-23 (6) 2.90 mm × 1.60 mm
DSBGA (5) 1.35 mm × 1.00 mm
  1. For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

TPS730 ai_typ_app_bvs054.gif

Ripple Rejection vs Frequency

TPS730 RIP1_v_f_bvs054.gif

4 Revision History

Changes from I Revision (February, 2011) to J Revision

  • Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section Go
  • Changed fourth bullet of Features list to low noiseGo
  • Changed front-page figure Go
  • Added Pin Configuration and Functions sectionGo
  • Changed "free-air temperature" to "junction temperature" in Absolute Maximum Ratings condition statement Go
  • Deleted Dissipation Ratings table; added Thermal Information table Go
  • Added condition statement to Typical CharacteristicsGo
  • Moved Ordering Information to Device Nomenclature section Go

Changes from H Revision (October, 2007) to I Revision

  • Corrected units in y-axis of Figure 5Go

5 Pin Configuration and Functions

DBV Package
5-Pin SOT-23
Top View
TPS730 po_fixed_lvs348.gif
DBV Package
6-Pin SOT-23
Top View
TPS730 po_adjust_lvs348.gif
YZQ Package
5-Pin DSBGA
Top View
TPS730 po_yzq_lvs348.gif

Pin Functions

PIN I/O DESCRIPTION
NAME NO.
SOT-23 DSBGA
EN 3 A3 I Enable pin. Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
FB 5 N/A I Feedback pin. This terminal is the feedback input pin for the adjustable device. Fixed-voltage versions in the DBV package do not have this pin.
GND 2 A1 — Regulator ground.
IN 1 C3 I Input to the device.
OUT 6 C1 O Output of the regulator.
NR 4 B2 — Noise Reduction pin. Connecting an external capacitor to this pin filters noise generated by the internal bandgap. This configuration improves power-supply rejection and reduces output noise.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Voltage Input range, VIN –0.3 6 V
Enable range, VEN –0.3 6
Output range, VOUT –0.3 6
Current Peak output, IOUT(max) Internally limited
Continuous total power dissipation SeeThermal Information
Temperature Junction, TJ DBV package –40 150 °C
YZQ package –40 125
Storage, Tstg –65 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) ±2000 V
Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2) ±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).
MIN NOM MAX UNIT
VIN Input supply voltage 2.7 5.5 V
VEN Enable supply voltage 0 VIN V
VOUT Output voltage VFB 5 V
IOUT Output current 0 200 mA
TJ Operating junction temperature –40 125 °C
CIN Input capacitor 0.1 1 µF
COUT Output capacitor 2.2(1) 10 µF
CNR Noise reduction capacitor 0 10 nF
CFF Feed-forward capacitor 15 pF
R2 Lower feedback resistor 30.1 kΩ
(1) If CFF is not used or VOUT(nom) < 1.8 V, the minimum recommended COUT = 4.7 µF.

6.4 Thermal Information

THERMAL METRIC(1) TPS73001 UNIT
DBV (SOT-23) YZQ (DSBGA)
6 PINS 5 PINS
RθJA Junction-to-ambient thermal resistance 225.1 178.5 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 78.4 1.4
RθJB Junction-to-board thermal resistance 54.7 62.1
ψJT Junction-to-top characterization parameter 3.3 0.9
ψJB Junction-to-board characterization parameter 53.8 62.1
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over recommended operating temperature range TJ = –40 to +125°C, VEN = VIN, VIN = VOUT(nom) + 1 V(1), IOUT = 1 mA, COUT = 10 μF, CNR = 0.01 μF (unless otherwise noted). Typical values are at 25°C.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIN Input voltage range(1) 2.7 5.5 V
IOUT Continuous output current 0 200 mA
VFB Internal reference (TPS73001) 1.201 1.225 1.25 V
VOUT Output voltage range TPS73001 VFB 5.5 – VDO V
Output voltage accuracy 0 µA ≤ IOUT ≤ 200 mA, 2.75 V ≤ VIN ≤ 5.5 V –2% VOUT(nom) 2% V
ΔVOUT(ΔVIN) Line regulation(1) VOUT + 1 V ≤ VIN ≤ 5.5 V 0.05 %/V
ΔVOUT(ΔIOUT) Load regulation 0 µA ≤ IOUT ≤ 200 mA, TJ = 25°C 5 mV
VDO Dropout voltage(2)
(VIN = VOUT(nom) – 0.1 V)		 IOUT = 200 mA 120 210 mV
ICL Output current limit VOUT = 0 V 285 600 mA
IGND Ground pin current 0 µA < IOUT < 200 mA 170 250 μA
ISHUTDOWN Shutdown current(3) VEN = 0 V, 2.7 V ≤ VIN ≤ 5.5 V 0.07 1 μA
IFB FB pin current VFB = 1.8 V 1 μA
PSRR Power-supply rejection ratio TPS73028 f = 100 Hz, IOUT = 200 mA, TJ = 25°C 68 dB
Vn Output noise voltage TPS73018 BW = 200 Hz to 100 kHz, IOUT = 200 mA,
CNR = 0.01 μF		 33 μVRMS
tSTR Start-up time TPS73018 RL = 14 Ω, COUT = 1 µF, CNR = 0.001 μF 50 μs
VEN(high) High-level enable input voltage 2.7 V ≤ VIN ≤ 5.5 V 1.7 VIN V
VEN(low) Low-level enable input voltage 2.7 V ≤ VIN ≤ 5.5 V 0 0.7 V
IEN EN pin current VEN = 0 V –1 1 μA
UVLO Threshold, VCC rising 2.25 2.65 V
Hysteresis 100 mV
(1) Minimum VIN is 2.7 V or VOUT + VDO, whichever is greater.
(2) Dropout is not measured for the TPS73018 and TPS73025 since minimum VIN = 2.7 V.
(3) For adjustable versions, this applies only after VIN is applied; then VEN transitions high to low.

6.6 Typical Characteristics

Over recommended operating temperature range TJ = –40°C to +125°C, VEN = VIN, VIN = VOUT(nom) + 1 V, IOUT = 1 mA, COUT = 10 μF, CNR = 0.01 μF, VOUT(nom) = 2.8 V (unless otherwise noted). Typical values are at TJ = 25°C.
TPS730 VO_v_IO_bvs054.gif
Figure 1. TPS73028 Output Voltage vs Output Current
TPS730 GND_v_TJ_bvs054.gif
Figure 3. TPS73028 Ground Current vs Junction Temperature
TPS730 tc_rms_out-cnr_bvs054.gif
Figure 5. Root Mean Square Output Noise vs CNR
TPS730 RIP1_v_f_bvs054.gif
Figure 7. TPS73028 Ripple Rejection vs Frequency
TPS730 LineTR_bvs054.gif
Figure 9. TPS73028 Line Transient Response
TPS730 Power_plot_bvs054.gif
Figure 11. Power Up and Power Down
TPS730 ESR1_v_IO_bvs054.gif
Figure 13. Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current
TPS730 VO_v_TJ_bvs054.gif
Figure 2. TPS73028 Output Voltage vs Junction Temperature
TPS730 OSN_IO200_bvs054.gif
Figure 4. TPS73028 Output Spectral Noise Density vs Frequency
TPS730 VDO_v_TJ_bvs054.gif
Figure 6. TPS73028 Dropout Voltage vs Junction Temperature
TPS730 VO_v_time_bvs054.gif
Figure 8. TPS73028 Output Voltage, Enable Voltage vs Time (Start-Up)
TPS730 LoadTR_bvs054.gif
Figure 10. TPS73028 Load Transient Response
TPS730 VDO_v_IO_bvs054.gif
Figure 12. Dropout Voltage vs Output Current
TPS730 ESR2_v_IO_bvs054.gif
Figure 14. Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current

7 Detailed Description

7.1 Overview

The TPS730 family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive, battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultra-low output noise, low quiescent current (170 μA typically), and enable-input to reduce supply currents to less than 1 μA when the regulator is turned off.

7.2 Functional Block Diagrams

TPS730 fbd_adj_bvs054.gifFigure 15. TPS730 Block Diagram (Adjustable-Voltage Version)
TPS730 fbd_fixed_bvs054.gifFigure 16. TPS730 Block Diagram (Fixed-Voltage Versions)

7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The TPS730 uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, VIN(min).

7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed VEN(high) (1.7 V, minimum). Turn off the device by forcing the EN pin to drop below 0.7 V. If shutdown capability is not required, connect EN to IN.

7.3.3 Foldback Current Limit

The TPS730 features internal current limiting and thermal protection. During normal operation, the TPS730 limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, do not exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

  • The input voltage is at least as high as VIN(min).
  • The input voltage is greater than the nominal output voltage added to the dropout voltage.
  • The enable voltage is greater than VEN(min).
  • The output current is less than the current limit.
  • The device junction temperature is less than the maximum specified junction temperature.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

  • The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
  • The device junction temperature is greater than the thermal shutdown temperature.
  • The input voltage is less than UVLOfalling.

Table 1 shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

OPERATING MODE PARAMETER
VIN VEN IOUT TJ
Normal mode VIN > VOUT(nom) + VDO and
VIN > VIN(min)		 VEN > VEN(high) IOUT < ILIM TJ < 125°C
Dropout mode VIN(min) < VIN < VOUT(nom) + VDO VEN > VEN(high) — TJ < 125°C
Disabled mode
(any true condition disables the device)		 VIN < UVLOfalling VEN < VEN(low) — TJ > 165°C(1)
(1) Approximate value for thermal shutdown.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale