• Menu
  • Product
  • Email
  • PDF
  • Order now

  • UCC27517A-Q1 Single-Channel High-Speed Low-Side Gate Driver with Negative Input Voltage Capability (with 4-A Peak Source and Sink)

    • SLVSC88B August   2013  – August  2015 UCC27517A-Q1

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • UCC27517A-Q1 Single-Channel High-Speed Low-Side Gate Driver with Negative Input Voltage Capability (with 4-A Peak Source and Sink)
  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Switching Characteristics
    7. 8.7 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 VDD and Undervoltage Lockout
      2. 9.3.2 Operating Supply Current
      3. 9.3.3 Input Stage
      4. 9.3.4 Enable Function
      5. 9.3.5 Output Stage
      6. 9.3.6 Low Propagation Delays
    4. 9.4 Device Functional Modes
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Input-to-Output Logic
        2. 10.2.2.2 Input Threshold Type
        3. 10.2.2.3 VDD Bias Supply Voltage
        4. 10.2.2.4 Peak Source and Sink Currents
        5. 10.2.2.5 Enable and Disable Runction
        6. 10.2.2.6 Propagation Delay
      3. 10.2.3 Application Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
    3. 12.3 Thermal Considerations
    4. 12.4 Power Dissipation
  13. 13Device and Documentation Support
    1. 13.1 Community Resources
    2. 13.2 Trademarks
    3. 13.3 Electrostatic Discharge Caution
    4. 13.4 Glossary
  14. 14Mechanical, Packaging, and Orderable Information
  15. IMPORTANT NOTICE

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DBV|5
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • slvsc88b_oa
  • slvsc88b_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

UCC27517A-Q1 Single-Channel High-Speed Low-Side Gate Driver with Negative Input Voltage Capability (with 4-A Peak Source and Sink)

1 Features

  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Automotive Qualified Grade 1: –40°C to 125°C Ambient Operating Temperature Range
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classification Level C6
  • Low-Cost Gate-Driver Device Offering Superior Replacement of NPN and PNP Discrete Solutions
  • 4-A Peak-Source and Sink Symmetrical Drive
  • Ability to Handle Negative Voltages (–5 V) at Inputs
  • Fast Propagation Delays (13-ns typical)
  • Fast Rise and Fall Times (9-ns and 7-ns typical)
  • 4.5 to 18-V Single-Supply Range
  • Outputs Held Low During VDD UVLO (ensures glitch-free operation at power up and power down)
  • TTL and CMOS Compatible Input-Logic Threshold (independent of supply voltage)
  • Hysteretic-Logic Thresholds for High-Noise Immunity
  • Dual Input Design (choice of an inverting (IN– pin) or non-inverting (IN+ pin) driver configuration)
    • Unused Input Pin can be Used for Enable or Disable Function
  • Output Held Low when Input Pins are Floating
  • Input Pin Absolute Maximum Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
  • Operating Temperature Range of –40°C to 140°C
  • 5-Pin DBV (SOT-23) Package Option

2 Applications

  • Automotive
  • Switch-Mode Power Supplies
  • DC-to-DC Converters
  • Companion Gate-Driver Devices for Digital-Power Controllers
  • Solar Power, Motor Control, UPS
  • Gate Driver for Emerging Wide Band-Gap Power Devices (such as GaN)

3 Description

The UCC27517A-Q1 single-channel high-speed low-side gate-driver device effectively drives MOSFET and IGBT power switches. With a design that inherently minimizes shoot-through current, the UCC27517A-Q1 sources and sinks high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 13 ns.

The UCC27517A-Q1 device handles –5 V at input.

The UCC27517A-Q1 provides 4-A source and 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.

The UCC27517A-Q1 operates over a wide VDD range of 4.5 V to 18 V and wide temperature range of –40°C to 140°C. Internal Undervoltage Lockout (UVLO) circuitry on VDD pin holds the output low outside VDD operating range. The ability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power-semiconductor devices.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
UCC27517A-Q1 SOT-23 (5) 2.90 mm × 1.60 mm
  1. For all available packages, see the orderable addendum at the end of the data sheet.

Typical Applications Diagrams

UCC27517A-Q1 typ_apps_first_page_slvsc88.gif

4 Revision History

Changes from A Revision (September 2013) to B Revision

  • Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. Go

Changes from * Revision (August 2013) to A Revision

  • Changed document status from Product Preview to Production DataGo

5 Description (continued)

UCC27517A-Q1 features a dual-input design which offers flexibility of implementing both inverting (IN– pin) and non-inverting (IN+ pin) configurations with the same device. Either the IN+ or IN– pin are used to control the state of the driver output. The unused input pin is used for the enable and disable functional. For protection purpose, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when input pins are in floating condition. Hence the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.

The input-pin threshold of the UCC27517A-Q1 device is based on TTL and CMOS compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.

6 Device Comparison Table

The UCC2751x family of gate-driver products (Table 1) represent Texas Instruments’ latest generation of single-channel, low-side high-speed gate driver devices featuring high-source and sink current capability, industry best-in-class switching characteristics, and a host of other features (Table 3) all of which combine to ensure efficient, robust, and reliable operation in high-frequency switching power circuits.

Table 1. UCC2751x Product Family Summary

PART NUMBER(1) PACKAGE PEAK CURRENT (SOURCE, SINK) INPUT THRESHOLD LOGIC
UCC27511DBV
UCC27511ADBVQ1		 SOT-23, 6 pin 4-A, 8-A
(Asymmetrical Drive)		 CMOS and TTL-Compatible
(low voltage, independent of VDD bias voltage)
UCC27512DRS 3-mm × 3-mm WSON, 6 pin
UCC27516DRS 3-mm × 3-mm WSON, 6 pin 4-A, 4-A
(Symmetrical Drive)
UCC27517DBV
UCC27517ADBVQ1
UCC27517ADBV 		SOT-23, 5 pin
UCC27518DBV
UCC27518ADBVQ1		 SOT-23, 5 pin CMOS
(follows VDD bias voltage)
UCC27519DBV
UCC27519ADBVQ1		 SOT-23, 5 pin
(1) Visit www.ti.com for the latest product datasheet.

7 Pin Configuration and Functions

DBV Package
5-Pin SOT-23
Top View
UCC27517A-Q1 pin_lusay4.gif

Pin Functions

PIN I/O DESCRIPTION
NO. NAME
1 VDD I Bias supply input
2 GND – Ground. All signals reference to this pin
3 IN+ I Non-inverting input. Apply PWM control signal to this pin when driver is desired to be operated in non-inverting configuration. When the driver is used in inverting configuration, connect IN+ to VDD in order to enable output, OUT held LOW if IN+ is unbiased or floating
4 IN– I Inverting input. Apply PWM control signal to this pin when driver is desired to be operated in inverting configuration. When the driver is used in non-inverting configuration, connect IN– to GND in order to enable output, OUT held LOW if IN– is unbiased or floating
5 OUT O Sourcing/Sinking current output of driver

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale