JESD204 technology

Encoding for SerDes synchronization, clock recovery and DC balance

Get started

What is JESD204?

JESD204 technology is a standardized serial interface between data converters (ADCs and DACs) and logic devices (FPGAs or ASICs) which uses encoding for SerDes synchronization, clock recovery and DC balance. Our JESD-compliant products and designs help you significantly improve the performance of high-density systems across a variety of application areas. We provide devices that support both JESD204B and JESD204C.

Learning the differences of JESD204B and JESD204C

This white paper explains the differences between JESD204B and JESD204C standards and the impact those changes have on engineers working on high-speed data converter board designs.

View whitepaper

The benefits of TI’s JESD204 IP

checkmark

Lower system cost

Free IP, compared to paying Xilinx for using their IP for this function—no-cost for use with TI converters.

checkmark

Accelerate design time

TI will help you configure the IP for your exact mode. You don’t have to become a JESD204 expert. We handle that knowledge for you.

checkmark

Flexible/easy to use

Requires fewer FPGA resources—pre-configurable and optimizable firmware specifically for your FPGA platform, data converter and JESD204 mode.

Our free firmware expedites development time

Firmware

JESD204 Rapid Design IP para FPGA conectadas a convertidores de datos de alta velocidad TI

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)

Design and development resources for JESD204

Soporte de software

Software profesional de conversión de datos de alta velocidad

Esta interfaz gráfica de usuario (GUI) de convertidor de datos de alta velocidad pro es un programa para PC (compatible con Windows XP/7/10) que está diseñado para ayudar en la evaluación de la mayoría de los convertidores de datos de alta velocidad (convertidor de señal analógica a digital [ADC] y (...)

Diseño de referencia

Diseño de referencia de 20.8 GSPS escalable para digitalizadores de 12 bits

This reference design describes a 20.8 GSPS sampling system using RF sampling analog-to-digital converters (ADCs) in time interleaved configuration. Time interleaving method is a proven and traditional way of increasing sample rate, however, matching individual ADCs offset, gain and sampling time (...)

Diseño de referencia

Diseño de referencia de registro de tiempo de JESD204B 15 GHz multicanal para DSO, radares y comprob

High speed multi-channel applications require precise clocking solutions capable of managing channel-to-channel skew in order to achieve optimal system SNR, SFDR, and ENOB. This reference design is capable of supporting two high speed channels on separate boards by utilizing TI’s LMX2594 (...)

Diseño de referencia

Diseño de referencia de transceptor de RF multicanal para aplicaciones de radar

Este diseño de referencia se trata de una interfaz analógica (AFE) de 8 canales que utiliza dos transceptores de radiofrecuencia (RF) AFE7444 de 4 canales y un subsistema de reloj basado en LMK04828-LMX2594 que pueden permitir que los diseños escalen a 16 canales o más. Cada canal AFE consta de un (...)

Recursos técnicos

Application note

Adaptive Drive Angle Adjust

This application report provides the foundation needed to select the circuit board material and optimize device settings for a JESD204B data link.

document-pdfAcrobat

PDF

White paper

Ready to make the jump to JESD204B? White Paper (Rev. B)

This paper examines the system implications around the JESD204B interface.

document-pdfAcrobat

PDF

Application note

System Design Considerations when Upgrading from JESD204B to JESD204C (Rev. A)

The purpose of this paper is to highlight the major differences between the JESD204B and JESD204C revisions of Serial Interface Standard for Data Converters.

document-pdfAcrobat

PDF

Support and training for JESD204

TI E2E™ forums with technical support from TI engineers

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat.

JESD204 TI E2E™ forum topics