

ADS9120 16-Bit, 2.5-MSPS, 15.5-mW, SAR ADC With Enhanced Performance Features

1 Features

- Sample Rate: 2.5 MSPS
- No Latency Output
- Excellent DC and AC Performance:
 - INL: ± 0.25 LSB
 - DNL: ± 0.6 LSB
 - SNR: 96 dB, THD: -118 dB
- Wide Input Range:
 - Unipolar Differential Input Range: $\pm V_{REF}$
 - V_{REF} Input Range: 2.5 V to 5 V, Independent of AVDD
- Low-Power Dissipation:
 - 9 mW at 2.5 MSPS (AVDD Only)
 - 15.5 mW at 2.5 MSPS (Total)
 - Flexible Low-Power Modes Enable Power Scaling with Throughput
- Enhanced-SPI (multiSPI™) Digital Interface
- JESD8-7A-Compliant Digital I/O at 1.8-V DVDD
- Fully-Specified Over Extended Temperature Range: -40°C to $+125^{\circ}\text{C}$
- Small Footprint: 4-mm \times 4-mm VQFN

2 Applications

- Test and Measurement
- Motor Control
- Medical Imaging
- High-Precision, High-Speed Industrial

3 Description

The ADS9120 is a 16-bit, 2.5-MSPS, successive approximation register (SAR) analog-to-digital converter (ADC) with enhanced performance features. The high throughput enables developers to oversample the input signal to improve dynamic range and accuracy of the measurement. The ADS9110 is a pin-compatible, 18-bit, 2-MSPS variant of the ADS9120.

The ADS9120 boosts analog performance while maintaining high-resolution data transfer by using TI's enhanced SPI feature. Enhanced SPI enables the ADS9120 to achieve high throughput at lower clock speeds, thereby simplifying board layout and lowering system cost.

Enhanced SPI also simplifies the host clocking-in of data, thereby making the device ideal for applications involving FPGAs and DSPs. The ADS9120 is compatible with a standard SPI Interface. The ADS9120 has an internal data parity feature that can be appended to the ADC data output. ADC data validation by the host, using parity bits, improves system reliability.

The device supports JESD8-7A compliant I/Os, the extended industrial temperature range, and is offered in a space-saving, 4-mm \times 4-mm, VQFN package.


SPI Interface Clock at Full Throughput⁽¹⁾

PART NUMBER	3-WIRE SPI	3-WIRE ENHANCED-SPI
ADS9120	200 MHz	45 MHz

(1) For all features of the enhanced SPI, see the [Interface Module](#) section.

Ease of System Design with ADS9120

ADS9120 Block Diagram



Lowest Clock Speeds at 2.5-MSPS using 3-Wire Enhanced-SPI




Table of Contents

1 Features	1	7.2 Functional Block Diagram	17
2 Applications	1	7.3 Feature Description	18
3 Description	1	7.4 Device Functional Modes	22
4 Revision History	2	7.5 Programming	24
5 Pin Configuration and Functions	3	7.6 Register Maps	44
6 Specifications	4	8 Application and Implementation	47
6.1 Absolute Maximum Ratings	4	8.1 Application Information	47
6.2 ESD Ratings	4	8.2 Typical Application	50
6.3 Recommended Operating Conditions	4	9 Power-Supply Recommendations	55
6.4 Thermal Information	4	9.1 Power-Supply Decoupling	55
6.5 Electrical Characteristics	5	9.2 Power Saving	55
6.6 Timing Requirements: Conversion Cycle	7	10 Layout	57
6.7 Timing Requirements: Asynchronous Reset, NAP, and PD	7	10.1 Layout Guidelines	57
6.8 Timing Requirements: SPI-Compatible Serial Interface	7	10.2 Layout Example	58
6.9 Timing Requirements: Source-Synchronous Serial Interface (External Clock)	8	11 Device and Documentation Support	59
6.10 Timing Requirements: Source-Synchronous Serial Interface (Internal Clock)	8	11.1 Documentation Support	59
6.11 Typical Characteristics	12	11.2 Receiving Notification of Documentation Updates	59
7 Detailed Description	17	11.3 Community Resources	59
7.1 Overview	17	11.4 Trademarks	59
		11.5 Electrostatic Discharge Caution	59
		11.6 Glossary	59
		12 Mechanical, Packaging, and Orderable Information	59


4 Revision History

Changes from Original (September 2016) to Revision A

Page

• Changed <i>Description</i> section	1
• Changed <i>SPI Interface Clock at Full Throughput</i> table	1
• Added <i>DAQ Circuit With FDA Input Driver and Single-Ended or Differential Input</i> section	52
• Changed <i>Related Documentation</i> section	59

5 Pin Configuration and Functions



Pin Functions

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
AINM	10	Analog input	Negative analog input
AINP	9	Analog input	Positive analog input
AVDD	13, 14	Power supply	Analog power supply for the device
CONVST	1	Digital input	Conversion start input pin for the device. A CONVST rising edge brings the device from ACQ state to CNV state.
\overline{CS}	24	Digital input	Chip-select input pin for the device; active low. The device takes control of the data bus when \overline{CS} is low. The SDO-x pins go to tri-state when \overline{CS} is high.
DVDD	16	Power supply	Interface supply
GND	11, 15	Power supply	Ground
NC	3, 6, 12	No connection	These pins must be left floating with no external connection
REFM	4, 8	Analog input	Reference ground potential
REFP	5, 7	Analog input	Reference voltage input
\overline{RST}	2	Digital input	Asynchronous reset input pin for the device. A low pulse on the \overline{RST} pin resets the device and all register bits return to a default state.
RVS	21	Digital output	Multi-function output pin for the device. With \overline{CS} held high, RVS reflects the status of the internal ADCST signal. With \overline{CS} low, the status of RVS depends on the output protocol selection.
SCLK	23	Digital input	Clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal.
SDI	22	Digital input	Serial data input pin for the device. This pin is used to feed the data or command into the device.
SDO-0	20	Digital output	Serial communication: data output 0
SDO-1	19	Digital output	Serial communication: data output 1
SDO-2	18	Digital output	Serial communication: data output 2
SDO-3	17	Digital output	Serial communication: data output 3
Thermal pad		Supply	Exposed thermal pad; connecting this pin to GND is recommended

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
AVDD to GND	−0.3	2.1	V
DVDD to GND	−0.3	2.1	V
REFP to REFM	−0.3	5.5	V
REFM to GND	−0.1	0.1	V
Analog (AINP, AINM) to GND	−0.3	REFP + 0.3	V
Digital input ($\overline{\text{RST}}$, CONVST, $\overline{\text{CS}}$, SCLK, SDI) to GND	−0.3	DVDD + 0.3	V
Digital output (RVS, SDO-0, SDO-1, SDO-2, SDO-3) to GND	−0.3	DVDD + 0.3	V
Operating temperature, T_A	−40	85	°C
Storage temperature, T_{stg}	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{\text{(ESD)}}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
AVDD Analog supply voltage		1.8		V
DVDD Digital supply voltage		1.8		V
REFP Positive reference		5		V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS9120	UNITS
		RGE (VQFN)	
		24 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	31.9	°C/W
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	29.9	°C/W
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	8.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	8.9	°C/W
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, VREF = 5 V, and fDATA = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for TA = –40°C to +85°C, unless otherwise noted.

All typical values are at TA = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
FSR	Full-scale input range (AINP – AINM) ⁽¹⁾		–VREF		VREF	V
VIN	Absolute input voltage (AINP and AINM to REFGND)		–0.1		VREF + 0.1	V
VCM	Common-mode voltage range (AINP + AINM) / 2		(VREF / 2) – 0.1	VREF / 2	(VREF / 2) + 0.1	V
CIN	Input capacitance	In sample mode		60		pF
		In hold mode		4		
IIL	Input leakage current			±1		µA
VOLTAGE REFERENCE INPUT						
VREF	Reference input voltage range		2.5		5	V
IREF	Reference input current	Average current, VREF = 5 V, 2-kHz, full-scale input, throughput = 2.5 MSPS		1.3		mA
DC ACCURACY						
	Resolution			16		Bits
NMC	No missing codes		16			Bits
INL	Integral nonlinearity	TA = –40°C to +85°C	–0.6	±0.25 ⁽²⁾	0.6	LSB ⁽³⁾
		TA = –40°C to +125°C	–0.7	±0.25 ⁽²⁾	0.7	
DNL	Differential nonlinearity	TA = –40°C to +85°C	–0.6	±0.25 ⁽²⁾	0.6	LSB
		TA = –40°C to +125°C	–0.7	±0.25	0.7	
E(IO)	Input offset error		–1	±0.025 ⁽²⁾	1	mV
dVOS/dT	Input offset thermal drift			1		µV/°C
GE	Gain error		–0.02	±0.01 ⁽²⁾	0.02	%FS
GE/dT	Gain error thermal drift			0.25		ppm/°C
	Transition noise			0.35		LSB
CMRR	Common-mode rejection ratio	At dc to 20 kHz		80		dB

(1) Ideal input span, does not include gain or offset errors.

(2) See [Figure 9](#), [Figure 10](#), [Figure 25](#), and [Figure 26](#) for statistical distribution data for INL, DNL, offset, and gain error parameters.

(3) LSB = least-significant bit. 1 LSB at 18 bits is approximately 3.8 ppm.

Electrical Characteristics (continued)

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C, unless otherwise noted.

All typical values are at T_A = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC ACCURACY⁽⁴⁾						
SINAD	Signal-to-noise + distortion	f _{IN} = 2 kHz	94.4	96		dB
		f _{IN} = 100 kHz		95		
		f _{IN} = 500 kHz		83.9		
SNR	Signal-to-noise ratio	f _{IN} = 2 kHz	94.5	96		dB
		f _{IN} = 100 kHz		95.9		
		f _{IN} = 500 kHz		84		
THD	Total harmonic distortion ⁽⁵⁾	f _{IN} = 2 kHz		–118		dB
		f _{IN} = 100 kHz		–102		
		f _{IN} = 500 kHz		–101		
SFDR	Spurious-free dynamic range	f _{IN} = 2 kHz		120		dB
		f _{IN} = 100 kHz		108		
		f _{IN} = 500 kHz		106		
DIGITAL INPUTS⁽⁶⁾						
V _{IH}	High-level input voltage		0.65 DVDD		DVDD + 0.3	V
V _{IL}	Low-level input voltage		–0.3		0.35 DVDD	V
DIGITAL OUTPUTS⁽⁶⁾						
V _{OH}	High-level output voltage	I _{OH} = 2-mA source	DVDD – 0.45			V
V _{OL}	Low-level output voltage	I _{OH} = 2-mA sink			0.45	V
POWER SUPPLY						
AVDD	Analog supply voltage		1.65	1.8	1.95	V
DVDD	Digital supply voltage		1.65	1.8	1.95	V
IDD	AVDD supply current (AVDD = 1.8 V)	Active, 2.5-MSPS throughput, T _A = –40°C to +85°C		5	6.5	mA
		Active, 2.5-MSPS throughput, T _A = –40°C to +125°C		5	6.75	
		Static, ACQ state		3.7		μA
		Low-power, NAP mode		500		
		Power-down, PD state		1		
P _D	AVDD power dissipation (AVDD = 1.8 V)	Active, 2.5-MSPS throughput, T _A = –40°C to +85°C		9	11.7	mW
		Active, 2.5-MSPS throughput, T _A = –40°C to +125°C		9	12.15	
		Static, ACQ state		6.6		μW
		Low-power, NAP mode		900		
		Power-down, PD state		1.8		
TEMPERATURE RANGE						
T _A	Operating free-air temperature		–40		125	°C

(4) All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.1 dB below full-scale, unless otherwise specified.

(5) Calculated on the first nine harmonics of the input frequency.

(6) As per the JESD8-7A standard. Specified by design; not production tested.

6.6 Timing Requirements: Conversion Cycle

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C. All typical values are at T_A = 25°C. See [Figure 1](#).

		MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS					
f _{cycle}	Sampling frequency			2.5	MHz
t _{cycle}	ADC cycle time period	400			ns
t _{wh_CONVST}	Pulse duration: CONVST high	30			ns
t _{wl_CONVST}	Pulse duration: CONVST low	30			ns
t _{acq}	Acquisition time	100			ns
t _{qt_acq}	Quiet acquisition time ⁽¹⁾	25			ns
t _{d_cnvcap}	Quiet aperture time ⁽¹⁾	10			ns
TIMING SPECIFICATIONS					
t _{conv}	Conversion time	270		290	ns

(1) See [Figure 47](#).

6.7 Timing Requirements: Asynchronous Reset, NAP, and PD

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C. All typical values are at T_A = 25°C. See [Figure 2](#) and [Figure 3](#).

		MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS					
t _{wl_RST}	Pulse duration: $\overline{\text{RST}}$ low	100			ns
TIMING SPECIFICATIONS					
t _{d_rst}	Delay time: $\overline{\text{RST}}$ rising to RVS rising			1250	μs
t _{nap_wkup}	Wake-up time: NAP mode			300	ns
t _{PWRUP}	Power-up time: PD mode			250	μs

6.8 Timing Requirements: SPI-Compatible Serial Interface

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C. All typical values are at T_A = 25°C. See [Figure 4](#).

		MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS					
f _{CLK}	Serial clock frequency			75	MHz
t _{CLK}	Serial clock time period	13.33			ns
t _{ph_CK}	SCLK high time	0.45		0.55	t _{CLK}
t _{pl_CK}	SCLK low time	0.45		0.55	t _{CLK}
t _{su_CSCK}	Setup time: $\overline{\text{CS}}$ falling to the first SCLK capture edge	5			ns
t _{su_CKDI}	Setup time: SDI data valid to the SCLK capture edge	1.2			ns
t _{ht_CKDI}	Hold time: SCLK capture edge to (previous) data valid on SDI	0.65			ns
t _{ht_CKCS}	Delay time: last SCLK falling to $\overline{\text{CS}}$ rising	5			ns
TIMING SPECIFICATIONS					
t _{den_CSDO}	Delay time: $\overline{\text{CS}}$ falling to data enable			4.5	ns
t _{dz_CSDO}	Delay time: $\overline{\text{CS}}$ rising to SDO going to 3-state			10	ns
t _{d_CKDO}	Delay time: SCLK launch edge to (next) data valid on SDO			6.5	ns
t _{d_CSRDY_f}	Delay time: $\overline{\text{CS}}$ falling to RVS falling			5	ns
t _{d_CSRDY_r}	Delay time: CS rising to RVS rising	After NOP operation		10	ns
		After WR or RD operation		70	

6.9 Timing Requirements: Source-Synchronous Serial Interface (External Clock)

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C. All typical values are at T_A = 25°C. See [Figure 5](#).

		MIN	TYP	MAX	UNIT
TIMING REQUIREMENTS					
f _{CLK}	Serial clock frequency			100	MHz
t _{CLK}	Serial clock time period	10			ns
TIMING SPECIFICATIONS⁽¹⁾					
t _{d_CKSTR_r}	Delay time: SCLK launch edge to RVS rising			8.5	ns
t _{d_CKSTR_f}	Delay time: SCLK launch edge to RVS falling			8.5	ns
t _{off_STRDO_f}	Time offset: RVS rising to (next) data valid on SDO	–0.5		0.5	ns
t _{off_STRDO_r}	Time offset: RVS falling to (next) data valid on SDO	–0.5		0.5	ns

(1) Other parameters are the same as the [Timing Requirements: SPI-Compatible Serial Interface](#) table.

6.10 Timing Requirements: Source-Synchronous Serial Interface (Internal Clock)

All specifications are for AVDD = 1.8 V, DVDD = 1.8 V, V_{REF} = 5 V, and f_{DATA} = 2.5 MSPS, unless otherwise noted.

All minimum and maximum specifications are for T_A = –40°C to +85°C. All typical values are at T_A = 25°C. See [Figure 6](#).

		MIN	TYP	MAX	UNIT
TIMING SPECIFICATIONS⁽¹⁾					
t _{d_CSSTR}	Delay time: \overline{CS} falling to RVS rising	12		40	ns
t _{off_STRDO_f}	Time offset: RVS rising to (next) data valid on SDO	–0.5		0.5	ns
t _{off_STRDO_r}	Time offset: RVS falling to (next) data valid on SDO	–0.5		0.5	ns
t _{STR}	Strobe output time period	INTCLK option		11.1	ns
		INTCLK / 2 option	19.8	22.2	
		INTCLK / 4 option	39.6	44.4	
t _{ph_STR}	Strobe output high time	0.45		0.55	t _{STR}
t _{pl_STR}	Strobe output low time	0.45		0.55	t _{STR}

(1) Other parameters are the same as the [Timing Requirements: SPI-Compatible Serial Interface](#) table.




Figure 1. Conversion Cycle Timing Diagram




Figure 2. Asynchronous Reset Timing Diagram





Figure 3. NAP Mode Timing Diagram



(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected.

Figure 4. SPI-Compatible Serial Interface Timing Diagram




Figure 5. Source-Synchronous Serial Interface Timing Diagram (External Clock)





Figure 6. Source-Synchronous Serial Interface Timing Diagram (Internal Clock)

6.11 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $V_{REF} = 5\text{ V}$, and $f_{SAMPLE} = 2.5\text{ MSPS}$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $V_{REF} = 5\text{ V}$, and $f_{SAMPLE} = 2.5\text{ MSPS}$ (unless otherwise noted)




Figure 13. INL vs Reference Voltage




Figure 14. DNL vs Reference Voltage




Figure 15. DC Input Histogram, Code Center




Figure 16. DC Input Histogram, Code Transition




Figure 17. Typical FFT





Figure 18. Typical FFT

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $V_{REF} = 5\text{ V}$, and $f_{SAMPLE} = 2.5\text{ MSPS}$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $V_{REF} = 5\text{ V}$, and $f_{SAMPLE} = 2.5\text{ MSPS}$ (unless otherwise noted)




Figure 25. Offset Typical Distribution




Figure 26. Gain Error Typical Distribution




Figure 27. Offset vs Temperature




Figure 28. Gain Error vs Temperature




Figure 29. Offset vs Reference Voltage





Figure 30. Gain Error vs Reference Voltage

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $V_{REF} = 5\text{ V}$, and $f_{SAMPLE} = 2.5\text{ MSPS}$ (unless otherwise noted)



7 Detailed Description

7.1 Overview

The ADS9120 is a high-speed, successive approximation register (SAR), analog-to-digital converter (ADC) based on the charge redistribution architecture. This compact device features high performance at a high throughput rate and at low power consumption.

The ADS9120 supports unipolar, fully-differential analog input signals and operates with a 2.5-V to 5-V external reference, offering a wide selection of input ranges without additional input scaling.

When a conversion is initiated, the differential input between the AINP and AINM pins is sampled on the internal capacitor array. The ADS9120 uses an internal clock to perform conversions. During the conversion process, both analog inputs are disconnected from the internal circuit. At the end of conversion process, the device reconnects the sampling capacitors to the AINP and AINM pins and enters acquisition phase.


The device consumes only 15.5 mW of power when operating at the full 2.5-MSPS throughput. Power consumption at lower throughputs can be reduced by using the flexible low-power modes (NAP and PD).

The new multiSPI™ interface simplifies board layout, timing, and firmware, and achieves high throughput at lower clock speeds, thus allowing easy interface to a variety of microprocessors, digital signal processors (DSPs), and field-programmable gate arrays (FPGAs).

7.2 Functional Block Diagram

From a functional perspective, the device comprises of two modules: the converter module and the interface module, as shown in this section.

The converter module samples and converts the analog input into an equivalent digital output code whereas the interface module facilitates communication and data transfer with the host controller.



7.3 Feature Description

7.3.1 Converter Module

As shown in [Figure 36](#), the converter module samples the analog input signal (provided between the AINP and AINM pins), compares this signal with the reference voltage (provided between the pair of REFP and REFM pins), and generates an equivalent digital output code.

The converter module receives $\overline{\text{RST}}$ and CONVST inputs from the interface module and outputs the ADCST signal and the conversion result back to the interface module.




Figure 36. Converter Module

7.3.1.1 Sample-and-Hold Circuit

The device supports unipolar, fully-differential analog input signals. [Figure 37](#) shows a small-signal equivalent circuit of the sample-and-hold circuit. Each sampling switch is represented by a resistance (R_{s1} and R_{s2} , typically 30Ω) in series with an ideal switch (sw_1 and sw_2). The sampling capacitors, C_{s1} and C_{s2} , are typically 60 pF .




Figure 37. Input Sampling Stage Equivalent Circuit

During the acquisition process (in ACQ state), both positive and negative inputs are individually sampled on C_{s1} and C_{s2} , respectively. During the conversion process (in CNV state), the device converts for the voltage difference between the two sampled values: $V_{\text{AINP}} - V_{\text{AINM}}$.

Each analog input pin has electrostatic discharge (ESD) protection diodes to REFP and GND. Keep the analog inputs within the specified range to avoid turning the diodes on.

Feature Description (continued)

Equation 1 and Equation 2 show the full-scale voltage range (FSR) and common-mode voltage range (V_{CM}) supported at the analog inputs for any external reference voltage (V_{REF}).

$$FSR = \pm V_{REF} \quad (1)$$


$$V_{CM} = \left(\frac{V_{REF}}{2} \right) \pm 0.1 \text{ V} \quad (2)$$

7.3.1.2 External Reference Source

The input range for the device is set by the external voltage applied at the two REFP pins. The REFM pins function as the reference ground and must be connected to each reference capacitor.

The device takes very little static current from the reference pins in the RST and ACQ states. During the conversion process (in CNV state), binary-weighted capacitors are switched onto the reference pins. The switching frequency is proportional to the conversion clock frequency, but the dynamic charge requirements are a function of the absolute values of the input voltage and the reference voltage. Reference capacitors decouple the dynamic reference loads and a low-impedance reference driver is required to keep the voltage regulated to within 1 LSB.

Most reference sources have very high broadband noise. The voltage reference source is recommended to be filtered with a 160-Hz filter before being connected to the reference driver, as shown in Figure 38. See the [ADC Reference Driver](#) section for the reference capacitor and driver selection. Also, the reference inputs are sensitive to board layout; thus, the layout guidelines described in the [Layout](#) section must be followed.



Copyright © 2016, Texas Instruments Incorporated

Figure 38. Reference Driver Schematic

7.3.1.3 Internal Oscillator

The device features an internal oscillator (OSC) that provides the conversion clock; see Figure 36. Conversion duration can vary but is bounded by the minimum and maximum value of t_{conv} , as specified in the [Timing Requirements: Conversion Cycle](#) table.

The interface module can use this internal clock (OSC) or an external clock (provided by the host controller on the SCLK pin) or a combination of the internal and external clocks for executing the data transfer operations between the device and host controller; see the [Interface Module](#) section for more details.

Feature Description (continued)

7.3.1.4 ADC Transfer Function

The ADS9120 supports unipolar, fully-differential analog inputs. The device output is in twos complement format. [Figure 39](#) and [Table 1](#) show the ideal transfer characteristics for the device.

The LSB for the ADC is given by [Equation 3](#):

$$1 \text{ LSB} = \frac{\text{FSR}}{2^{16}} = 2 \times \frac{V_{\text{REF}}}{2^{16}} \quad (3)$$




Figure 39. Differential Transfer Characteristics

Table 1. Transfer Characteristics

DIFFERENTIAL ANALOG INPUT VOLTAGE (AINP – AINM)	OUTPUT CODE (Hex)
< -V _{REF}	8000
-V _{REF} + 1 LSB	8001
-1 LSB	FFFF
0	0000
1 LSB	0001
> V _{REF} - 1 LSB	7FFF

7.3.2 Interface Module

The interface module facilitates the communication and data transfer between the device and the host controller. As shown in Figure 40, the module comprises of shift registers (both input data and output data), configuration registers, and a protocol unit.




Figure 40. Interface Module

The [Pin Configuration and Functions](#) section provides descriptions of the interface pins; the [Data Transfer Frame](#) section details the functions of shift registers, the SCLK counter, and the command processor; the [Data Transfer Protocols](#) section details supported protocols; and the [Register Maps](#) section explains the configuration registers and bit settings.

7.4 Device Functional Modes

As shown in [Figure 41](#), the device supports three functional states: RST, ACQ, and CNV. The device state is determined by the status of the CONVST and $\overline{\text{RST}}$ control signals provided by the host controller.




Figure 41. Device Functional States

7.4.1 RST State

In the ADS9120, the $\overline{\text{RST}}$ pin is an asynchronous digital input. To enter RST state, the host controller must pull the $\overline{\text{RST}}$ pin low and keep it low for the $t_{\text{wl_RST}}$ duration (as specified in the [Timing Requirements: Asynchronous Reset, NAP, and PD](#) table).

In RST state, all configuration registers (see the [Register Maps](#) section) are reset to the default values, the RVS pins remain low, and the SDO-x pins are tri-stated.

To exit RST state, the host controller must pull the $\overline{\text{RST}}$ pin high with CONVST and SCLK held low and $\overline{\text{CS}}$ held high, as shown in [Figure 42](#). After a delay of $t_{\text{d_rst}}$, the device enters ACQ state and the RVS pin goes high.




Figure 42. Asynchronous Reset

To operate the device in any of the other two states (ACQ or CNV), $\overline{\text{RST}}$ must be held high. With $\overline{\text{RST}}$ held high, transitions on the CONVST pin determine the functional state of the device.

Device Functional Modes (continued)

Figure 43 shows a typical conversion process. An internal signal, ADCST, goes low during conversion and goes high at the end of conversion. With \overline{CS} held high, RVS reflects the status of ADCST.




Figure 43. Typical Conversion Process

7.4.2 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state on power-up, after any asynchronous reset, or after end of every conversion.

An \overline{RST} falling edge takes the device from an ACQ state to a RST state. A CONVST rising edge takes the device from an ACQ state to a CNV state.

The device offers a low-power NAP mode to reduce power consumption in the ACQ state; see the [NAP Mode](#) section for more details on NAP mode.

7.4.3 CNV State

The device moves from ACQ state to CNV state on a rising edge of the CONVST pin. The conversion process uses an internal clock and the device ignores any further transitions on the CONVST signal until the ongoing conversion is complete (that is, during the time interval of t_{conv}).

At the end of conversion, the device enters ACQ state. The cycle time for the device is given by [Equation 4](#):

$$t_{cycle-min} = t_{conv} + t_{acq-min} \quad (4)$$

NOTE

The conversion time, t_{conv} , can vary within the specified limits of $t_{conv-min}$ and $t_{conv-max}$ (as specified in the [Timing Requirements: Conversion Cycle](#) table). After initiating a conversion, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the $t_{conv-max}$ duration to elapse before initiating a new operation (data transfer or conversion). If RVS is not monitored, substitute t_{conv} in [Equation 4](#) with $t_{conv-max}$.

7.5 Programming

The device features four configuration registers (as described in the [Register Maps](#) section) and supports two types of data transfer operations: *data write* (the host configures the device), and *data read* (the host reads data from the device).

To access the internal configuration registers, the device supports the commands listed in [Table 2](#).

Table 2. Supported Commands

OPCODE B[19:0]	COMMAND ACRONYM	COMMAND DESCRIPTION
0000_0000_0000_0000_0000	NOP	No operation
1001_<8-bit address>_0000_0000	RD_REG	Read contents from the <8-bit address>
1010_<8-bit address>_<8-bit data>	WR_REG	Write <8-bit data> to the <8-bit address>
1111_1111_1111_1111_1111	NOP	No operation
Remaining combinations	Reserved	These commands are reserved and treated by the device as no operation

In the ADS9120, any data write to the device is always synchronous to the external clock provided on the SCLK pin. The data read from the device can be synchronized to the same external clock or to an internal clock of the device by programming the configuration registers (see the [Data Transfer Protocols](#) section for details).

In any data transfer frame, the contents of an internal, 20-bit, output data word are shifted out on the SDO pins. The D[19:4] bits of the 20-bit output data word for any frame (F+1), are determined by the:

- Settings of the DATA_PATN[2:0] bits applicable to frame F+1 (see the [DATA_CNTL register](#)) and
- Command issued in frame F

If a valid RD_REG command is executed in frame F, then the D[19:12] bits in frame F+1 reflect the contents of the selected register and the D[11:0] bits are 0s.

If the DATA_PATN[2:0] bits for frame F+1 are set to 1xxb, then the D[19:4] bits in frame F+1 are the fixed data pattern shown in [Figure 44](#).

For all other combinations, the D[19:4] bits for frame F+1 are the latest conversion result.




Figure 44. Output Data Word (D[19:0])

Figure 45 shows further details of the parity computation unit illustrated in Figure 44.




Figure 45. Parity Bits Computation

With the PAR_EN bit set to 0, the D[3] and D[2] bits of the output data word are set to 0 (default configuration).

When the PAR_EN bit is set to 1, the device calculates the parity bits (FLPAR and FTPAR) and appends them as bits D[3] and D[2].

- FLPAR is the even parity calculated on bits D[19:4].
- FTPAR is the even parity calculated on the bits defined by FPAR_LOC[1:0].

See the [DATA_CNTL register](#) for more details on the FPAR_LOC[1:0] bit settings.

The D[1] and D[0] bits are always set to 0.

7.5.1 Data Transfer Frame

A data transfer frame between the device and the host controller is bounded between a \overline{CS} falling edge and the subsequent \overline{CS} rising edge. The host controller can initiate a data transfer frame (as shown in Figure 46) at any time irrespective of the status of the CONVST signal; however, the data read during such a data transfer frame is a function of relative timing between the CONVST and \overline{CS} signals.




Figure 46. Data Transfer Frame

For this discussion, assume that the CONVST signal remains low.

For a typical data transfer frame F:

1. The host controller pulls \overline{CS} low to initiate a data transfer frame. On the \overline{CS} falling edge:
 - RVS goes low, indicating the beginning of the data transfer frame.
 - The SCLK counter is reset to 0.
 - The device takes control of the data bus. As shown in Figure 46, the 20-bit contents of the output data word (see Figure 44) are loaded in to the 20-bit ODR (see Figure 40).
 - The 20-bit IDR (see Figure 40) is reset to 00000h, corresponding to a NOP command.

2. During the frame, the host controller provides clocks on the SCLK pin:
 - On each SCLK capture edge, the SCLK counter is incremented and the data bit received on the SDI pin is shifted in to the IDR.
 - On each launch edge of the output clock (SCLK in this case), ODR data are shifted out on the selected SDO-x pins.
 - The status of the RVS pin depends on the output protocol selection (see the [Protocols for Reading From the Device](#) section).
3. The host controller pulls \overline{CS} high to end the data transfer frame. On the \overline{CS} rising edge:
 - The SDO-x pins go to tri-state.
 - RVS goes high (after a delay of t_{d_RVS}).
 - As illustrated in [Figure 46](#), the 20-bit contents of the IDR are transferred to the command processor (see [Figure 40](#)) for decoding and further action.

After pulling \overline{CS} high, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the t_{d_RVS} time (see the [Timing Requirements: SPI-Compatible Serial Interface](#) table) to elapse before initiating a new operation (data transfer or conversion). The delay, t_{d_RVS} , for any data transfer frame F varies based on the data transfer operation executed in the frame F.

At the end of the data transfer frame F:

- If the SCLK counter is < 20 , it indicates that IDR has captured less than 20 bits from the SDI. In this case, the device treats the frame F as a *short command frame*. At the end of a short command frame, the IDR is not updated and the device treats the frame as a no operation command.
- If the SCLK counter = 20, it indicates that the IDR has captured exactly 20 bits from SDI. In this case, the device treats the frame F as a *optimal command frame*. At the end of an optimal command frame, the command processor decodes the 20-bit contents of the IDR as a valid command word.
- If the SCLK counter > 20 , it indicates that the IDR captured more than 20 bits from the SDI, and only the *last 20 bits* are retained. In this case, the device treats the frame F as a *long command frame*. At the end of a long command frame, the command processor treats the 20-bit contents of the IDR as a valid command word. There is no restriction on the maximum number of clocks that can be provided within any data transfer frame F. However, as explained above, the last 20 bits shifted into the device prior to the \overline{CS} rising edge must constitute the desired command.

In a short command frame, the write operation to the device is invalidated, however, the output data bits transferred during the frame are still valid output data. Therefore, the host controller can use such shorter data transfer frames to read only the required number of MSB bits from the 20-bit output data word. As shown in [Figure 44](#), an *optimal read frame* for ADS9120 needs to read only the 16 MSB bits of the output data word. The length of an optimal read frame depends on the output protocol selection; refer to the [Protocols for Reading From the Device](#) section for more details.

NOTE

The example above shows data read and data write operations synchronous to the external clock provided on the SCLK pin.

The device also supports data read operation synchronous to the internal clock; see the [Protocols for Reading From the Device](#) section for more details. In this case, while the ODR contents are shifted on the SDO(s) on the launch edge of the internal clock, the device continues to capture the SDI data into IDR (and increment the SCLK counter) on SCLK capture edges.

7.5.2 Interleaving Conversion Cycles and Data Transfer Frames

The host controller can operate the ADS9120 at the desired throughput by interleaving the conversion cycles and the data transfer frames.

The cycle time of the device, t_{cycle} , is the time difference between two consecutive CONVST rising edges provided by the host controller. The response time of the device, t_{resp} , is the time difference between the host controller initiating a conversion C and the host controller receiving the complete result for conversion C.

Figure 47 shows three conversion cycles, C, C+1, and C+2. Conversion C is initiated by a CONVST rising edge at the $t = 0$ time and the conversion result becomes available for data transfer at the t_{conv} time. However, this result is loaded into the ODR only on the subsequent CS falling edge. This CS falling edge must be provided before the completion of the conversion C+1 (that is, before the $t_{cycle} + t_{conv}$ time).

To achieve the rated performance specifications, the host controller must ensure that no digital signals toggle during the quiet acquisition time (t_{qt_acq}) and quiet aperture time (t_{d_cnvcap}), as shown in Figure 47. Any noise during t_{d_cnvcap} can negatively affect the result of the ongoing conversion whereas any noise during t_{qt_acq} can negatively affect the acquisition of the subsequent sample (and hence its conversion result).




Figure 47. Data Transfer Zones

This architecture allows for two distinct time zones (zone1 and zone2) to transfer data for each conversion. Zone1 and zone2 for conversion C are defined in Table 3.

Table 3. Data Transfer Zones Timing

ZONE	STARTING TIME	ENDING TIME
Zone1 for conversion C	t_{conv}	$t_{cycle} - t_{qt_acq}$
Zone2 for conversion C	$t_{cycle} + t_{d_cnvcap}$	$t_{cycle} + t_{cycle} - t_{qt_acq}$

The response time includes the conversion time and the data transfer time, and is thus a function of the data transfer zone selected.

Figure 48 and Figure 49 illustrate interleaving of three conversion cycles (C, C+1, and C+2) with three data transfer frames (F, F+1, and F+2) in zone1 and in zone2, respectively.




Figure 48. Zone1 Data Transfer




Figure 49. Zone2 Data Transfer

To achieve cycle time, t_{cycle} , the read time in zone1 is given by [Equation 5](#):

$$t_{\text{read-Z1}} \leq t_{\text{cycle}} - t_{\text{conv}} - t_{\text{qt_acq}} \quad (5)$$

For an *optimal read frame*, [Equation 5](#) results in an SCLK frequency given by [Equation 6](#):

$$f_{\text{SCLK}} \geq \frac{16}{t_{\text{read-Z1}}} \quad (6)$$

Then, the zone1 data transfer achieves a response time defined by [Equation 7](#):

$$t_{\text{resp-Z1-min}} = t_{\text{conv}} + t_{\text{read-Z1}} \quad (7)$$

As an example, when operating the ADS9120 at the full throughput of 2.5 MSPS, the host controller can achieve a response time of 400 ns provided that the data transfer in zone1 is completed within 85 ns. However, to achieve this response time, the SCLK frequency must be greater than 188 MHz.

Note that the device does not support such high SCLK speeds.

Data transfer in zone2 can achieve lower SCLK speeds for the same cycle time. The read time in zone2 is given by [Equation 8](#):

$$t_{\text{read-Z2}} \leq t_{\text{cycle}} - t_{\text{d_cnvcap}} - t_{\text{qt_acq}} \quad (8)$$

For an optimal data transfer frame, [Equation 8](#) results in an SCLK frequency given by [Equation 9](#):

$$f_{\text{SCLK}} \geq \frac{16}{t_{\text{read_Z2}}} \quad (9)$$

Then, the zone2 data transfer achieves a response time defined by [Equation 10](#):

$$t_{\text{resp-Z2-min}} = t_{\text{cycle}} + t_{\text{d_cnvcap}} + t_{\text{read-Z2}} \quad (10)$$

As an example, the host controller can operate the ADS9120 at the full throughput of 2.5 MSPS using zone2 data transfer with a 44 MHz SCLK (and a read time of 365 ns). However, zone2 data transfer results in a response time of nearly 800 ns.

There is no upper limit on $t_{\text{read-Z1}}$ and $t_{\text{read-Z2}}$, however, any increase in these read times will increase the response time and may increase the cycle time.

For a given cycle time, the zone1 data transfer clearly achieves faster response time but also requires a higher SCLK speed (as evident from [Equation 5](#), [Equation 6](#), and [Equation 7](#)), whereas the zone2 data transfer clearly requires a lower SCLK speed but supports slower response time (as evident from [Equation 8](#), [Equation 9](#), and [Equation 10](#)).

NOTE

Additionally, a data transfer frame can begin in zone1 and then extend into zone2; however, the host controller must ensure that no digital transitions occur during the $t_{\text{qt_acq}}$ and $t_{\text{d_cnvcap}}$ time intervals.


7.5.3 Data Transfer Protocols

The device features a multiSPI™ interface that allows the host controller to operate at slower SCLK speeds and still achieve the required cycle time with a faster response time. The multiSPI™ interface module offers two options to reduce the SCLK speed required for data transfer:

1. An option to increase the width of the output data bus
2. An option to enable double data rate (DDR) transfer

These two options can be combined to achieve further reduction in SCLK speed.

Figure 50 shows the delays between the host controller and the device in a typical serial communication.



Copyright © 2016, Texas Instruments Incorporated

Figure 50. Delays in Serial Communication

If t_{pcb_CK} and t_{pcb_SDO} are the delays introduced by the PCB traces for the serial clock and SDO signals, t_{d_CKDO} is the clock-to-data delay of the device, t_{d_ISO} is the propagation delay introduced by the digital isolator, and t_{su_h} is the set up time specification of the host controller, then the total delay in the path is given by Equation 11:

$$t_{d_total_serial} = t_{pcb_CK} + t_{d_iso} + t_{d_ckdo} + t_{d_iso} + t_{pcb_SDO} + t_{su_h} \quad (11)$$

In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK edges. Therefore, the $t_{d_total_serial}$ delay must be kept less than half of the SCLK duration. Equation 12 shows the fastest clock allowed by the SPI protocol.

$$f_{clk-SPI} \leq \frac{1}{2 \times t_{d_total_serial}} \quad (12)$$


Larger values of the $t_{d_total_serial}$ delay restrict the maximum SCLK speed for the SPI protocol, resulting in higher read and response times, and can increase cycle times. To remove this restriction on the SCLK speed, the multiSPI™ interface module supports an ADC-Clock-Master or a *source-synchronous* mode of operation.

As illustrated in Figure 51, in the ADC-Clock-Master or source-synchronous mode, the device provides a synchronous output clock (on the RVS pin) along with the output data (on the SDO-x pins).

For negligible values of t_{off_STRDO} , the total delay in the path for a source-synchronous data transfer, is given by Equation 13:

$$t_{d_total_srcsync} = t_{pcb_RVS} - t_{pcb_SDO} + t_{su_h} \quad (13)$$

As illustrated in Equation 11 and Equation 13, the ADC-Clock-Master or source-synchronous mode completely eliminates the affect of isolator delays (t_{d_ISO}) and the clock-to-data delays (t_{d_CKDO}), which are typically the largest contributors in the overall delay computation.



Copyright © 2016, Texas Instruments Incorporated

Figure 51. Delays in Source-Synchronous Communication

Furthermore, the actual values of t_{pcb_RVS} and t_{pcb_SDO} do not matter. In most cases, the $t_{d_total_srcsync}$ delay can be kept at a minimum by routing the RVS and SDO lines together on the PCB. Therefore, the ADC-Clock-Master or source-synchronous mode allows the data transfer between the host controller and the device to operate at much higher SCLK speeds.

7.5.3.1 Protocols for Configuring the Device

As shown in Table 4, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to write data in to the device.

Table 4. SPI Protocols for Configuring the Device

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	SDI_CNTL	SDO_CNTL	# OF SCLKS (Optimal Command Frame)	DIAGRAM
SPI-00-S	Low	Rising	00h	00h	20	Figure 52
SPI-01-S	Low	Falling	01h	00h	20	Figure 53
SPI-10-S	High	Falling	02h	00h	20	Figure 54
SPI-11-S	High	Rising	03h	00h	20	Figure 55

On power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data read and data write operations.


To select a different SPI-compatible protocol, program the SDI_MODE[1:0] bits in the SDI_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.

Figure 52 to Figure 55 detail the four protocols using an optimal command frame; see the *Timing Requirements: SPI-Compatible Serial Interface* section for associated timing parameters.

NOTE

As explained in the *Data Transfer Frame* section, a valid write operation to the device requires a minimum of 20 SCLKs to be provided within a data transfer frame.

Any data write operation to the device must continue to follow the SPI-compatible protocol selected in the SDI_CNTL register, irrespective of the protocol selected for the data read operation.



7.5.3.2 Protocols for Reading From the Device

The protocols for the data read operation can be broadly classified into three categories:

1. Legacy, SPI-compatible (SPI-xy-S) protocols,
2. SPI-compatible protocols with bus width options (SPI-xy-D and SPI-xy-Q), and
3. Source-synchronous (SRC) protocols

7.5.3.2.1 Legacy, SPI-Compatible (SYS-xy-S) Protocols

As shown in [Table 5](#), the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to read data from the device.

Table 5. SPI Protocols for Reading From the Device

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	# OF SCLKS (Optimal Read Frame)	DIAGRAM
SPI-00-S	Low	Rising	CS falling	00h	00h	16	Figure 56
SPI-01-S	Low	Falling	1 st SCLK rising	01h	00h	16	Figure 57
SPI-10-S	High	Falling	CS falling	02h	00h	16	Figure 58
SPI-11-S	High	Rising	1 st SCLK falling	03h	00h	16	Figure 59

On power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data read and data write operations. To select a different SPI-compatible protocol for both the data transfer operations:

1. Program the SDI_MODE[1:0] bits in the [SDI_CNTL register](#). This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.
2. Set the SDO_MODE[1:0] bits = 00b in the [SDO_CNTL register](#).


When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements: SPI-Compatible Serial Interface](#) table for associated timing parameters.

NOTE

It is recommended to use any of the four SPI-compatible protocols to execute the RD_REG and WR_REG operations specified in [Table 2](#).

Figure 56 to Figure 59 explain the details of the four protocols using an optimal command frame to read all 20 bits of the output data word. Table 5 shows the number of SCLK required in an optimal read frame for the different output protocol selections.

With SDO_CNTL[7:0] = 00h, if the host controller uses a long data transfer frame, the device exhibits daisy-chain operation (see the *Multiple Devices: Daisy-Chain Topology* section).



7.5.3.2.2 SPI-Compatible Protocols with Bus Width Options

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or to four bits (quad SDO) when operating with any of the four legacy, SPI-compatible protocols.

Set the SDO_WIDTH[1:0] bits in the [SDO_CNTL register](#) to select the SDO bus width.

In dual SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK launch edge.

In quad SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK launch edge.

The SCLK launch edge depends upon the SPI protocol selection (as shown in [Table 6](#)).

Table 6. SPI-Compatible Protocols with Bus Width Options


PROTOCOL	SCLK POLARITY (At $\overline{\text{CS}}$ Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	#SCLK (Optimal Read Frame)	DIAGRAM
SPI-00-D	Low	Rising	$\overline{\text{CS}}$ falling	00h	08h	8	Figure 60
SPI-01-D	Low	Falling	First SCLK rising	01h	08h	8	Figure 61
SPI-10-D	High	Falling	$\overline{\text{CS}}$ falling	02h	08h	8	Figure 62
SPI-11-D	High	Rising	First SCLK falling	03h	08h	8	Figure 63
SPI-00-Q	Low	Rising	$\overline{\text{CS}}$ falling	00h	0Ch	4	Figure 64
SPI-01-Q	Low	Falling	First SCLK rising	01h	0Ch	4	Figure 65
SPI-10-Q	High	Falling	$\overline{\text{CS}}$ falling	02h	0Ch	4	
SPI-11-Q	High	Rising	First SCLK falling	03h	0Ch	4	Figure 67


When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the *Timing Requirements: SPI-Compatible Serial Interface* table for associated timing parameters.

Figure 60 to Figure 67 illustrate how the wider data bus allows the host controller to read all 20 bits of the output data word using shorter data transfer frames. Table 6 shows the number of SCLK required in an optimal read frame for the different output protocol selections.

NOTE

With SDO_CNTL[7:0] ≠ 00h, a long data transfer frame does not result in daisy-chain operation. On SDO pin(s), the 20 bits of output data word are followed by 0's.





7.5.3.2.3 Source-Synchronous (SRC) Protocols

As described in the [Data Transfer Protocols](#) section, the multiSPI™ interface supports an ADC-Clock-Master or a *source-synchronous* mode of data transfer between the device and host controller. In this mode, the device provides an output clock that is synchronous with the output data. Furthermore, the host controller can also select the output clock source, data bus width, and data transfer rate.

7.5.3.2.3.1 Output Clock Source Options with SRC Protocols

In all SRC protocols, the RVS pin provides the output clock. The device allows this output clock to be synchronous to either the external clock provided on the SCLK pin or to the internal clock of the device. Furthermore, this internal clock can be divided by a factor of two or four to lower the data rates.

As shown in [Figure 68](#), set the SSYNC_CLK_SEL[1:0] bits in the [SDO_CNTL](#) register to select the output clock source.




Figure 68. Output Clock Source options with SRC Protocols

7.5.3.2.3.2 Bus Width Options with SRC Protocols

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or to four bits (quad SDO) when operating with any of the SRC protocols. Set the SDO_WIDTH[1:0] bits in the SDO_CNTRL register to select the SDO bus width.

In dual SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK rising edge.

In quad SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK rising edge.

7.5.3.2.3.3 Output Data Rate Options with SRC Protocols

The device provides an option to transfer the data to the host controller at single data rate (default, SDR) or at double data rate (DDR). Set the DATA_RATE bit in the SDO_CNTRL register to select the data transfer rate.

In SDR mode (DATA_RATE = 0b), the RVS pin toggles from low to high and the output data bits are launched on the SDO pins on the output clock rising edge.


In DDR mode (DATA_RATE = 1b), the RVS pin toggles and the output data bits are launched on the SDO pins on every output clock edge, starting with the first rising edge.

The device supports all 24 combinations of output clock source, bus width, and output data rate, as shown in Table 7.

Table 7. SRC Protocol Combinations

PROTOCOL	OUTPUT CLOCK SOURCE	BUS WIDTH	OUTPUT DATA RATE	SDI_CNTRL	SDO_CNTRL	#OUTPUT CLOCK (Optimal Read Frame)	DIAGRAM
SRC-EXT-SS	SCLK	Single	SDR	00h, 01h, 02h, or 03h	03h	16	Figure 69
SRC-INT-SS	INTCLK	Single	SDR		43h	16	Figure 70
SRC-IB2-SS	INTCLK / 2	Single	SDR		83h	16	
SRC-IB4-SS	INTCLK / 4	Single	SDR		C3h	16	
SRC-EXT-DS	SCLK	Dual	SDR		0Bh	8	Figure 73
SRC-INT-DS	INTCLK	Dual	SDR		4Bh	8	Figure 74
SRC-IB2-DS	INTCLK / 2	Dual	SDR		8Bh	8	
SRC-IB4-DS	INTCLK / 4	Dual	SDR		CBh	8	
SRC-EXT-QS	SCLK	Quad	SDR		0Fh	4	Figure 77
SRC-INT-QS	INTCLK	Quad	SDR		4Fh	4	Figure 78
SRC-IB2-QS	INTCLK / 2	Quad	SDR		8Fh	4	
SRC-IB4-QS	INTCLK / 4	Quad	SDR		CFh	4	
SRC-EXT-SD	SCLK	Single	DDR		13h	8	Figure 71
SRC-INT-SD	INTCLK	Single	DDR		53h	8	Figure 72
SRC-IB2-SD	INTCLK / 2	Single	DDR		93h	8	
SRC-IB4-SD	INTCLK / 4	Single	DDR		D3h	8	
SRC-EXT-DD	SCLK	Dual	DDR		1Bh	4	Figure 75
SRC-INT-DD	INTCLK	Dual	DDR		5Bh	4	Figure 76
SRC-IB2-DD	INTCLK / 2	Dual	DDR		9Bh	4	
SRC-IB4-DD	INTCLK / 4	Dual	DDR		DBh	4	
SRC-EXT-QD	SCLK	Quad	DDR		1Fh	2	Figure 79
SRC-INT-QD	INTCLK	Quad	DDR		5Fh	2	Figure 80
SRC-IB2-QD	INTCLK / 2	Quad	DDR		9Fh	2	
SRC-IB4-QD	INTCLK / 4	Quad	DDR		DFh	2	

Figure 69 to Figure 80 show the details of various source synchronous protocols. Table 7 shows the number of output clocks required in an optimal read frame for the different output protocol selections.






Figure 75. SRC-EXT-DD: SRC, SCLK, Dual SDO, DDR




Figure 76. SRC-INT-DD: SRC, INTCLK, Dual SDO, DDR




Figure 77. SRC-EXT-QS: SRC, SCLK, Quad SDO, SDR




Figure 78. SRC-INT-QS: SRC, INTCLK, Quad SDO, SDR




Figure 79. SRC-EXT-QD: SRC, SCLK, Quad SDO, DDR





Figure 80. SRC-INT-QD: SRC, INTCLK, Quad SDO, DDR

7.5.4 Device Setup

The multiSPI™ interface and the device configuration registers offer multiple operation modes. This section describes how to select the hardware connection topology to meet different system requirements.

7.5.4.1 Single Device: All multiSPI™ Options

Figure 81 shows the connections between a host controller and a stand-alone device to exercise all options provided by the multiSPI™ interface.




Copyright © 2016, Texas Instruments Incorporated

Figure 81. multiSPI™ Interface, All Pins

7.5.4.2 Single Device: Minimum Pins for a Standard SPI Interface

Figure 82 shows the minimum-pin interface for applications using a standard SPI protocol.




Copyright © 2016, Texas Instruments Incorporated

Figure 82. SPI Interface, Minimum Pins

The \overline{CS} , SCLK, SDI, and SDO-0 pins constitute a standard SPI port of the host controller. The CONVST pin can be tied to \overline{CS} , or can be controlled independently for additional timing flexibility. The RST pin can be tied to DVDD. The RVS pin can be monitored for timing benefits. The SDO-1, SDO-2, and SDO-3 pins have no external connections.

7.5.4.3 Multiple Devices: Daisy-Chain Topology

A typical connection diagram showing multiple devices in a daisy-chain topology is shown in [Figure 83](#).




Copyright © 2016, Texas Instruments Incorporated

Figure 83. Daisy-Chain Connection Schematic

The CONVST, \overline{CS} , and SCLK inputs of all devices are connected together and controlled by a single CONVST, \overline{CS} , and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (device 1) is connected to the SDO pin of the host controller, the SDO-0 output pin of device 1 is connected to the SDI input pin of device 2, and so forth. The SDO-0 output pin of the last device in the chain (device N) is connected to the SDI pin of the host controller.

To operate multiple devices in a daisy-chain topology, the host controller must program the configuration registers in each device with identical values and must operate with any of the legacy, SPI-compatible protocols for data read and data write operations ($SDO_CNT[7:0] = 00h$). With these configurations settings, the 20-bit ODR and 20-bit IDR registers in each device collapse to form a single, 20-bit unified shift register (USR) per device, as shown in [Figure 84](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 84. Unified Shift Register

All devices in the daisy-chain topology sample their analog input signals on the CONVST rising edge. The data transfer frame starts with a \overline{CS} falling edge. On each SCLK launch edge, every device in the chain shifts out the MSB of its USR on to its SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on its SDI pin as the LSB bit of its USR. Therefore, in a daisy-chain configuration, the host controller receives the data of device N, followed by the data of device N-1, and so forth (in MSB-first fashion). On the \overline{CS} rising edge, each device decodes the contents in its USR and takes appropriate action.

A typical timing diagram for three devices connected in daisy-chain topology and using the SPI-00-S protocol is shown in [Figure 85](#).




Figure 85. Three Devices in Daisy-Chain Mode Timing Diagram


Note that the overall throughput of the system is proportionally reduced with the number of devices connected in a daisy-chain topology.

WARNING

For N devices connected in a daisy-chain topology, an *optimal command frame* must contain $20 \times N$ SCLK capture edges. For a longer data transfer frame (number of SCLKs in the frame $> 20 \times N$), the host controller must appropriately align the configuration data for each device before bringing \overline{CS} high. A shorter data transfer frame (number of SCLKs in the frame $< 20 \times N$) can result in an erroneous device configuration and *must be avoided*.

7.5.4.4 Multiple Devices: Star Topology

A typical connection diagram showing multiple devices in the star topology is shown in Figure 86. The CONVST, SDI, and SCLK inputs of all devices are connected together and are controlled by a single CONVST, SDO, and SCLK pin of the host controller, respectively. Similarly, the SDO output pin of all devices are tied together and connected to the a single SDI input pin of the host controller. The $\overline{\text{CS}}$ input pin of each device is individually controlled by separate $\overline{\text{CS}}$ control lines from the host controller.



Copyright © 2016, Texas Instruments Incorporated

Figure 86. Star Topology Connection

The timing diagram for N devices connected in the star topology is shown in Figure 87. In order to avoid any conflict related to multiple devices driving the SDO line at the same time, ensure that the host controller pulls down the $\overline{\text{CS}}$ signal for only one device at any particular time.




Figure 87. Three Devices Connected in Star Connection Timing Diagram

7.6 Register Maps

7.6.1 Device Configuration and Register Maps

The device features four configuration registers, mapped as described in [Table 8](#).

Table 8. Configuration Registers Mapping

ADDRESS	REGISTER NAME	REGISTER FUNCTION	SECTION
010h	PD_CNTL	Low-power modes control register	PD Control
014h	SDI_CNTL	SDI input protocol selection register	SDI Control
018h	SDO_CNTL	SDO output protocol selection register	SDO Control
01Ch	DATA_CNTL	Output data word configuration register	DATA Control

7.6.1.1 PD_CNTL Register (address = 010h)

This register controls the low-power modes offered by the device and is protected using a key.

Any writes to the PD_CNTL register must be preceded by a write operation with the register address set to 011h and the register data set to 69h.

Figure 88. PD_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	NAP_EN	PDWN
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R/W-0b	R/W-0b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. PD_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	0	R	000000b	Reserved bits. Reads return 000000b.
1	NAP_EN	R/W	0b	This bit enables NAP mode for the device. 0b = NAP mode is disabled 1b = NAP mode is enabled
0	PDWN	R/W	0b	This bit outputs the device in power-down mode. 0b = Device is powered up 1b = Device is powered down

7.6.1.2 SDI_CNTL Register (address = 014h)

This register configures the protocol used for writing data into the device.

Figure 89. SDI_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SDI_MODE[1:0]	
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R/W-0b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 10. SDI_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	0	R	000000b	Reserved bits. Reads return 000000b.
1-0	SDI_MODE[1:0]	R/W	00b	These bits select the protocol for writing data into the device. 00b = Standard SPI with CPOL = 0 and CPHASE = 0 01b = Standard SPI with CPOL = 0 and CPHASE = 1 10b = Standard SPI with CPOL = 1 and CPHASE = 0 11b = Standard SPI with CPOL = 1 and CPHASE = 1

7.6.1.3 SDO_CNTL Register (address = 018h)

This register configures the protocol for reading data from the device.

Figure 90. SDO_CNTL Register

7	6	5	4	3	2	1	0
SSYNC_CLK_SEL[1:0]		0	DATA_RATE	SDO_WIDTH[1:0]		SDO_MODE[1:0]	
R/W-00b		R-0b	R/W-0b	R/W-00b		R/W-00b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. SDO_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	SSYNC_CLK_SEL[1:0]	R/W	00b	These bits select the source and frequency of the clock for the source-synchronous data transmission and are valid only if SDO_MODE[1:0] = 11b. 00b = External SCLK echo 01b = Internal clock (INTCLK) 10b = Internal clock / 2 (INTCLK / 2) 11b = Internal clock / 4 (INTCLK / 4)
5	0	R	0b	This bit must be always set to 0.
4	DATA_RATE	R/W	0b	This bit is ignored if SDO_MODE[1:0] = 00b. When SDO_MODE[1:0] = 11b: 0b = SDOs are updated at single data rate (SDR) with respect to the output clock 1b = SDOs are updated at double data rate (DDR) with respect to the output clock
3-2	SDO_WIDTH[1:0]	R/W	00b	These bits set the width of the output bus. 0xb = Data are output only on SDO-0 10b = Data are output only on SDO-0 and SDO-1 11b = Data are output on SDO-0, SDO-1, SDO-2, and SDO-3
1-0	SDO_MODE[1:0]	R/W	00b	These bits select the protocol for reading data from the device. 00b = SDO follows the same SPI protocol as SDI; see the SDI_CNTL register 01b = Invalid configuration, not supported by the device 10b = Invalid configuration, not supported by the device 11b = SDO follows the source-synchronous protocol

7.6.1.4 DATA_CNTL Register (address = 01Ch)

This register configures the contents of the 20-bit output data word (D[19:0]).

Figure 91. DATA_CNTL Register

7	6	5	4	3	2	1	0
0	0	FPAR_LOC 0		PAR_EN	DATA_PATN[2:0]		
R-0b	R-0b	R/W-00b		R/W-0b	R/W-000b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. DATA_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	0	R	00b	Reserved bits. Reads return 00b.
5-4	FPAR_LOC[1:0]	R/W	00b	These bits control the data span for calculating the FTPAR bit (bit D[0] in the output data word). 00b = D[2] reflects even parity calculated for 4 MSB bits 01b = D[2] reflects even parity calculated for 8 MSB bits 10b = D[2] reflects even parity calculated for 12 MSB bits 11b = D[2] reflects even parity calculated for all 16 bits; that is, same as FLPAR
3	PAR_EN	R/W	0b	0b = Output data does not contain any parity information D[3] = 0 D[2] = 0 1b = Parity information is appended to the LSB of the output data D[3] = Even parity calculated on bits D[19:4] D[2] = Even parity computed on the selected number of MSB bits of D[19:4] as per the FPAR_LOC[1:0] setting See Figure 45 for further details of parity computation.
2-0	DATA_PATN[2:0]	R/W	000b	These bits control bits D[19:4] of the output data word. 0xxb = 16-bit conversion output 100b = All 0s 101b = All 1s 110b = Alternating 0s and 1s (that is, 5555h) 111b = Alternating 00s and 11s (that is, 3333h) See Figure 46 for more details.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits, followed by an application circuit designed using the ADS9120.

8.1.1 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input signal and its low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC and band-limits the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of the ADS9120.

8.1.2 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type as well as the performance goals of the data acquisition system. Some key amplifier specifications to consider when selecting an appropriate amplifier to drive the inputs of the ADC are:

- *Small-signal bandwidth.* Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff frequency RC filter (see the [Charge Kickback Filter](#) section) at the inputs of the ADC. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, select the amplifier with Unity Gain Bandwidth (UGB) as described in [Equation 14](#):

$$UGB \geq 4 \times \left(\frac{1}{2\pi \times R_{FLT} \times C_{FLT}} \right) \quad (14)$$

- *Noise.* Noise contribution of the front-end amplifiers must be as low as possible to prevent any degradation in SNR performance of the system. Generally, to ensure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit must be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-limited by designing a low cutoff frequency RC filter, as explained in [Equation 15](#).

$$N_G \times \sqrt{2} \times \sqrt{\left(\frac{V_{1/f_AMP_PP}}{6.6} \right)^2 + e_{n_RMS}^2 \times \frac{\pi}{2} \times f_{-3dB}} \leq \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- V_{1/f_AMP_PP} is the peak-to-peak flicker noise in μV ,
 - e_{n_RMS} is the amplifier broadband noise density in nV/\sqrt{Hz} ,
 - f_{-3dB} is the 3-dB bandwidth of the RC filter, and
 - N_G is the noise gain of the front-end circuit that is equal to 1 in a buffer configuration. (15)
- *Distortion.* Both the ADC and the input driver introduce distortion in a data acquisition block. To ensure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver must be at least 10 dB lower than the distortion of the ADC, as shown in [Equation 16](#).

$$THD_{AMP} \leq THD_{ADC} - 10 \text{ (dB)} \quad (16)$$

Application Information (continued)

- Settling Time.** For dc signals with fast transients that are common in a multiplexed application, the input signal must settle within an 16-bit accuracy at the device inputs during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 16-bit accuracy. Therefore, always verify the settling behavior of the input driver by TINA™-SPICE simulations before selecting the amplifier.

8.1.3 Charge Kickback Filter

A charge kickback filter is designed as a low-pass, RC filter, where the 3-dB bandwidth is optimized based on specific application requirements. For dc signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurately settling the signal at the inputs of the ADC during the small acquisition time window. For ac signals, keep the filter bandwidth low to band-limit the noise fed into the input of the ADC, thereby increasing the signal-to-noise ratio (SNR) of the system.

Besides filtering the noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected from each input pin of the ADC to the ground (as shown in Figure 92). This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 15 times the specified value of the ADC sampling capacitance. For the ADS9120, the input sampling capacitance is equal to 60 pF, thus it is recommended to keep C_{FLT} greater than 900 pF. The capacitor must be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.




Figure 92. Antialiasing Filter Configuration

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For the ADS9120, limiting the value of R_{FLT} to a maximum of 10-Ω is recommended in order to avoid any significant degradation in linearity performance. The tolerance of the selected resistors must be kept less than 1% to keep the inputs balanced.

The driver amplifier must be selected such that its closed-loop output impedance is at least 5X less than the R_{FLT} .

8.1.4 ADC Reference Driver

The external reference source to the ADS9120 must provide low-drift and very accurate voltage for the ADC reference input and support the dynamic charge requirements without affecting the noise and linearity performance of the device. The output broadband noise of most references can be in the order of a few hundred μV_{RMS} . Therefore, to prevent any degradation in the noise performance of the ADC, the output of the voltage reference must be appropriately filtered by using a low-pass filter with a cutoff frequency of a few hundred hertz.

Application Information (continued)

After band-limiting the noise of the reference circuit, the next important step is to design a reference buffer that can drive the dynamic load posed by the reference input of the ADC. The reference buffer must regulate the voltage at the reference pin such that the value of V_{REF} stays within the 1-LSB error at the start of each conversion. This condition necessitates the use of a large capacitor, CBUF_FLT (see [Figure 38](#)), between each pair of REFP and REFM pins for regulating the voltage at the reference input of the ADC. The effective capacitance of any large capacitor reduces with the applied voltage based on the voltage rating and type. Using X7R-type capacitors is strongly recommended.

The amplifier selected as the reference driver must have an extremely low offset and temperature drift with a low output impedance to drive the capacitor at the ADC reference pins without any stability issues.

8.2 Typical Application

8.2.1 Data Acquisition (DAQ) Circuit for Lowest Distortion and Noise Performance With Differential Input




Figure 93. Differential Input DAQ Circuit for Lowest Distortion and Noise at 2.5 MSPS

8.2.1.1 Design Requirements

Design an application circuit optimized for using the ADS9120 to achieve:

- > 95-dB SNR, < -118-dB THD
- ± 0.5 -LSB linearity and
- Maximum-specified throughput of 2.5 MSPS

Typical Application (continued)

8.2.1.2 Detailed Design Procedure

The application circuits are illustrated in [Figure 93](#). For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; see the [Power-Supply Recommendations](#) section for suggested guidelines.



The input signal is processed through the [OPA625](#) (a high-bandwidth, low-distortion, high-precision amplifier in an inverting gain configuration) and a low-pass RC filter before being fed into the ADC. Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the OPA625 in an inverting gain configuration. The low-power OPA625 as an input driver provides exceptional ac performance because of its extremely low-distortion and high-bandwidth specifications. To exercise the complete dynamic range of the ADS9120, the common-mode voltage at the ADS9120 inputs is established at a value of 2.25 V ($4.5\text{ V} / 2$) by using the noninverting pins of the OPA625 amplifiers.

In addition, the components of the charge kickback filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

The reference driver circuit, illustrated in [Figure 93](#), generates a voltage of 4.5 V_{DC} using a single 5-V supply. This circuit is suitable to drive the reference of the ADS9120 at higher sampling rates up to 2.5 MSPS. The reference voltage of 4.5 V in this design is generated by the high-precision, low-noise [REF5045](#) circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz.

The reference buffer is designed with the OPA625 and [OPA378](#) in a composite architecture to achieve superior dc and ac performance at a reduced power consumption, compared to using a single high-performance amplifier. The OPA625 is a high-bandwidth amplifier with a very low open-loop output impedance of $1\ \Omega$ up to a frequency of 1 MHz. The low open-loop output impedance makes the OPA625 a good choice for driving a high capacitive load to regulate the voltage at the reference input of the ADC. The relatively higher offset and drift specifications of the OPA625 are corrected by using a dc-correcting amplifier (the OPA378) inside the feedback loop. The composite scheme inherits the extremely low offset and temperature drift specifications of the OPA378.

8.2.1.3 Application Curves



Typical Application (continued)

8.2.2 DAQ Circuit With FDA Input Driver and Single-Ended or Differential Input




Figure 96. DAQ Circuit With FDA Input Driver and Differential Input




Figure 97. DAQ Circuit With FDA Input Driver and Single-Ended Input

Typical Application (continued)

8.2.2.1 Design Requirements

Design an application circuit optimized for using the ADS9120 with a fully differential amplifier (FDA) to achieve:

- > 94-dB SNR, < –115-dB THD with fully-differential inputs
- > 94-dB SNR, < –112-dB THD with single-ended inputs
- ± 1 -LSB linearity and
- Maximum-specified throughput

8.2.2.2 Detailed Design Procedure

The application circuits are illustrated in [Figure 96](#) and [Figure 97](#). For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; see the [Power-Supply Recommendations](#) section for suggested guidelines.

The reference voltage of 4.5 V generated by the [REF6045](#), a high-precision voltage reference with integrated high-bandwidth buffer.

In both applications, the input signal is processed through a high-bandwidth, low-distortion, fully-differential amplifier (FDA) designed in an inverting gain configuration and a low-pass RC filter before going to the ADC. Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the FDA in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the amplifier input. Therefore, these circuits use the low-power [THS4551](#) as an input driver that provides exceptional ac performance because of its extremely low-distortion and high bandwidth specifications. In addition, the components of the charge kickback filter keep the noise from the front-end circuit low without adding distortion to the input signal. The 10 Ω in the loop resistor improves the phase margin of the THS4551 when driving capacitive loads.





The circuit in [Figure 96](#) shows a fully-differential data acquisition (DAQ) block optimized for low distortion and noise using the THS4551 and the REF6045 with the ADS9120. This front-end circuit configuration requires a differential signal at the input of the FDA and provides a differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the V_{OCM} pin of the THS4551. To use the complete dynamic range of the ADC, V_{OCM} can be set to $V_{REF} / 2$ by using a simple resistive divider.

The circuit in [Figure 97](#) shows a single-ended to differential DAQ block optimized for low distortion and noise using the THS4551 and the REF6045 with the ADS9120. This front-end circuit configuration requires a single-ended ac signal at the input of the FDA and provides a fully-differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the V_{OCM} pin of the THS4551. To use the complete dynamic range of the ADC, V_{OCM} can be set to $V_{REF} / 2$ by using a simple resistive divider.

In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

Typical Application (continued)

8.2.2.3 Application Curves



9 Power-Supply Recommendations

The device has two separate power supplies: AVDD and DVDD. The internal circuits of the device operate on AVDD; DVDD is used for the digital interface. AVDD and DVDD can be independently set to any value within the permissible range.

9.1 Power-Supply Decoupling

The AVDD and DVDD supply pins cannot share the same decoupling capacitor. As shown in Figure 102, separate 1- μF ceramic capacitors are recommended. These capacitors avoid digital and analog supply crosstalk resulting from dynamic currents during conversion and data transfer.




Figure 102. Supply Decoupling

9.2 Power Saving

In normal mode of operation, the device does not power down between conversions, and therefore achieves a high throughput of 2.5 MSPS. However, the device offers two programmable low-power modes (NAP and PD) to reduce power consumption when the device is operated at lower throughput rates. Figure 103 shows comparative power consumption between the different modes of the device.




Figure 103. Power Consumption in Different Operating Modes

Power Saving (continued)

9.2.1 NAP Mode

In NAP mode, some of the internal blocks of the device power down to reduce power consumption in the ACQ state.

To enable NAP mode, set the NAP_EN bit in the PD_CNTL register. To exercise NAP mode, keep the CONVST pin high at the end of conversion process. The device then enters NAP mode at the end of conversion and continues in NAP mode until the CONVST pin is held high.

A CONVST falling edge brings the device out of NAP mode; however, the host controller can initiate a new conversion (CONVST rising edge) only after the t_{nap_wkup} time has elapsed.

Figure 104 shows a typical conversion cycle with NAP mode enabled (NAP_EN = 1b).




Figure 104. NAP Enabled Conversion Cycle

The cycle time is given by Equation 17.

$$t_{cycle} = t_{conv} + t_{nap} + t_{nap_wkup} \tag{17}$$

At lower throughputs, cycle time (t_{cycle}) increases but the conversion time (t_{conv}) remains constant, and therefore the device spends more time in NAP mode, thus giving power scaling with throughput as shown in Figure 105.

Power Saving (continued)




Figure 105. Power Scaling with Throughput with NAP Mode

9.2.2 PD Mode

The device also features a deep power-down mode (PD) to reduce the power consumption at very low throughput rates.

To enter PD mode:

1. Write 069h to address 011h to unlock the [PD_CNTL register](#).
2. Set the PDWN bit in the [PD_CNTL register](#). The device enters PD mode on the \overline{CS} rising edge.

In PD mode, all analog blocks within the device are powered down. All register contents are retained and the interface remains active.

To exit PD mode:

1. Reset the PDWN bit in the [PD_CNTL register](#).
2. The RVS pin goes high, indicating that the device has processed the command and has started coming out of PD mode. However, the host controller must wait for the t_{PWRUP} time to elapse before initiating a new conversion.

10 Layout

10.1 Layout Guidelines

This section provides some recommended layout guidelines for achieving optimum performance with the ADS9120 device.

10.1.1 Signal Path

As illustrated in [Figure 106](#), the analog input and reference signals are routed in opposite directions to the digital connections. This arrangement prevents noise generated by digital switching activity from coupling to sensitive analog signals.

10.1.2 Grounding and PCB Stack-Up

Low inductance grounding is critical for achieving optimum performance. Grounding inductance is kept below 1 nH with 15-mil grounding vias and a printed circuit board (PCB) layout design that has at least four layers. Place all critical components of the signal chain on the top layer with a solid analog ground from subsequent inner layers to minimize via length to ground.

Pins 11 and 15 of the ADS9120 can be easily grounded with very low inductance by placing at least four 8-mil grounding vias at the ADS9120 thermal pad. Afterwards, pins 11 and 15 can be connected directly to the grounded thermal path.

Layout Guidelines (continued)

10.1.3 Decoupling of Power Supplies

Place the AVDD and DVDD supply decoupling capacitors within 20 mil from the supply pins and use a 15-mil via to ground from each capacitor. Avoid placing vias between any supply pin and its decoupling capacitor.

10.1.4 Reference Decoupling

Dynamic currents are also present at the REFP and REFM pins during the conversion phase and excellent decoupling is required to achieve optimum performance. Three 10- μ F, X7R-grade, ceramic capacitors with 10-V rating are recommended, placed as illustrated in [Figure 106](#). Select 0603- or 0805-size capacitors to keep ESL low. The REFM pin of each pair must be connected to the decoupling capacitor before a ground via.

10.1.5 Differential Input Decoupling

Dynamic currents are also present at the differential analog inputs of the ADS9120. C0G- or NPO-type capacitors are required to decouple these inputs because their capacitance stays almost constant over the full input voltage range. Lower quality capacitors (such as X5R and X7R) have large capacitance changes over the full input voltage range that can cause degradation in the performance of the ADS9120.

10.2 Layout Example




Figure 106. Recommended Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [ADS9120EVM-PDK User's Guide](#)
- [18-Bit, 2-MSPS Isolated Data Acquisition Reference Design for Maximum SNR and Sampling Rate](#)
- [Voltage-reference impact on total harmonic distortion](#)
- [REF60xx High-Precision Voltage Reference With Integrated ADC Drive Buffer](#)
- [OPAx625 High-Bandwidth, High-Precision, Low THD+N, 16-Bit and 18-Bit ADC Drivers](#)
- [THS4551 Low-Noise, Precision, 150-MHz, Fully Differential Amplifier](#)
- [REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference](#)
- [OPAx378 Low-Noise, 900kHz, RRIO, Precision Operational Amplifier Zero-Drift Series](#)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

multiSPI, TINA, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS9120IRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ADS9120	Samples
ADS9120IRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS9120	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS9120IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS9120IRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS9120IRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
ADS9120IRGET	VQFN	RGE	24	250	210.0	185.0	35.0

RGE 24

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated