





CD54AC138, CD74AC138 SCHS328C – JANUARY 2003 – REVISED JULY 2024

CDx4AC138 3-Line to 8-Line Decoders/Demultiplexers

1 Features

Texas

INSTRUMENTS


- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply voltage
- Speed of bipolar F, AS, and S, with significantly reduced power consumption
- Designed specifically for high-speed memory decoders and data-transmission systems
- Incorporate three enable inputs to simplify cascading and/or data reception
- · Balanced propagation delays
- ±24mA output drive current
 - Fanout to 15 F Devices
- SCR-latchup-resistant CMOS process and circuit design
- Exceeds 2kV ESD protection per MIL-STD-883, method 3015

2 Description

The 'AC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding.

Device information									
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾						
	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm						
CDx4AC138	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.9mm						
CDX4AC 136	N (PDIP, 16)	19.3mm × 9.4mm	19.3mm × 6.35mm						
	PW (TSSOP, 16)	5.00mm × 6.4mm	5.00mm × 4.40mm						

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features 2 Description	1
3 Pin Configuration and Functions	3
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	4
4.4 Thermal Information	5
4.5 Electrical Characteristics	5
4.6 Switching Characteristics, V _{CC} = 1.5V	5
4.7 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$	6
4.8 Switching Characteristics, $V_{CC} = 5V \pm 0.5V$	6
4.9 Operating Characteristics	6
5 Parameter Measurement Information	7
6 Detailed Description	9
6.1 Overview	


6.2 Functional Block Diagram	9
6.3 Device Functional Modes	
7 Application and Implementation	11
7.1 Application Information	11
7.2 Power Supply Recommendations	13
7.3 Layout	13
8 Device and Documentation Support	14
8.1 Documentation Support (Analog)	14
8.2 Receiving Notification of Documentation Updates.	14
8.3 Support Resources	14
8.4 Trademarks	14
8.5 Electrostatic Discharge Caution	14
8.6 Glossary	14
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	. 15



3 Pin Configuration and Functions

A [B [C [G2A [G2B [G1 [1 2 3 4 5 6 7	υ	16 15 14 13 12 11	V _{CC} Y0 Y1 Y2 Y3 Y4

Figure 3-1. CD54AC138 J Package; CD74AC138 D, N, or PW Package; 16-Pin CDIP, SOIC, PDIP, or TSSOP (Top View)



WQFN

PIN TYPE ⁽¹⁾			DESCRIPTION
NAME	NO.		DESCRIPTION
A	1	I	Input A
В	2	I	Input B
С	3	I	Input C
G2A	4	I	Strobe Input 2A, active low
G2B	5	I	Strobe Input 2B, active low
G1	6	I	Strobe Input
Y7	7	0	Output 7
GND	8	G	Ground
Y6	9	0	Output 6
Y5	10	0	Output 5
Y4	11	0	Output 4
Y3	12	0	Output 3
Y2	13	0	Output 2
Y1	14	0	Output 1
Y0	15	0	Output 0
V _{CC}	16	Р	Positive Supply
Thermal Pad	(2)	_	Thermal Pad

Table 3-1 Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

BQB package only (2)



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range			V
I _{IK} ⁽²⁾	Input clamp current	$(V_{I} < 0 V \text{ or } V_{I} > V_{CC})$		±20	mA
I _{ОК} ⁽²⁾	Output clamp current	$(V_O < 0 V \text{ or } V_O > V_{CC})$		±50	mA
I _O	Continuous output current	$(V_{O} > 0 V \text{ or } V_{O} < V_{CC})$		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			T _A = 25	T _A = 25°C –55°C to 125°C –40°C to 85°C		-55°C to 125°C -40°C to		–55°C to 125°C		–40°C to 85°C	
		-	MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V		
		V _{CC} = 1.5 V	1.2		1.2		1.2				
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		2.1		V		
	voltago	V _{CC} = 5.5 V	3.85		3.85		3.85				
	Low-level input voltage	V _{CC} = 1.5 V		0.3		0.3		0.3			
VIL		V _{CC} = 3 V		0.9		0.9		0.9	V		
		V _{CC} = 5.5 V		1.65		1.65		1.65			
VI	Input voltage		0	V _{CC}	0	V _{CC}	0	V_{CC}	V		
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V_{CC}	V		
I _{он}	High-level output current	V_{CC} = 4.5 V to 5.5 V		-24		-24		-24	mA		
I _{OL}	Low-level output current	V_{CC} = 4.5 V to 5.5 V		24		24		24	mA		
Δt/Δv	Input transition rise or	V = 1.5 V to 3 V		50		50		50	ns/V		
	fall rate	V_{CC} = 3.6 V to 5.5 V		20		20		20	115/ V		

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



4.4 Thermal Information

THERMAL METRIC ⁽¹⁾			CD74AC138					
		BQB (WQFN)	D (SOIC)	N (PDIP)	PW (TSSOP)	UNIT		
		16 PINS	16 PINS	16 PINS	16 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	83.9	106.6	67	126.2	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			TA = 25 °C		-55°C to 125°C		-40°C to 85°C			
PARAMETER			V _{cc}	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
			1.5 V	1.4		1.4		1.4			
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9			
			4.5 V	4.4		4.4		4.4			
V _{OH}	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -4 mA	3 V	2.58		2.4		2.48		V	
		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8			
		I _{OH} = -50 mA ⁽¹⁾	5.5 V			3.85					
		I _{OH} = -75 mA ⁽¹⁾	5.5 V					3.85			
	VI = VIH or VIL			1.5 V		0.1		0.1		0.1	
		I _{OL} = 50 μA	3 V		0.1		0.1		0.1		
			4.5 V		0.1		0.1		0.1		
V _{OL}		I _{OL} = 12 mA	3 V		0.36		0.5		0.44	V	
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
		I _{OL} = 50 mA ⁽¹⁾	5.5 V				1.65		-		
		I _{OL} = 75 mA ⁽¹⁾	5.5 V						1.65		
I _I	V _I = V _{CC} or GND		5.5 V		±0.1		±1		±1	μA	
I _{CC}	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V		8		160		80	μA	
Ci					10		10		10	pF	

(1) Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

4.6 Switching Characteristics, V_{CC} = 1.5V

over recommended operating free-air temperature range, V_{CC} = 1.5V, C_L = 50pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)		-55°C to 125°C	-40°C to 85°C	UNIT
		TO (OUTPUT)	MIN MAX	MIN MAX	UNIT
t _{PLH}			138	125	nc
t _{PHL}	A, B, C	Any Y	138	125	ns
t _{PLH}	G1	A	138	125	20
t _{PHL}	GI	Any Y	138	125	ns
t _{PLH}	G2A, G2B	Any Y	125	5 114	ns
t _{PHL}	027, 020		125	114	115



4.7 Switching Characteristics, V_{CC} = 3.3V ± 0.3V

over recommended operating free-air temperature range, $V_{CC} = 3.3V \pm 0.3V$, $C_L = 50pF$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)		-55°C to 125°C		-40°C to 85°C		UNIT
		TO (OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A, B, C	Apy	3.9	15.4	4	14	20
t _{PHL}		Any Y	3.9	15.4	4	14	ns
t _{PLH}	C1	G1 Any Y	3.9	15.4	4	14	ns
t _{PHL}	Gi		3.9	15.4	4	14	115
t _{PLH}	G2A, G2B	Apy	3.5	14	3.6	12.7	20
t _{PHL}	GZA, GZB	Any Y	3.5	14	3.6	12.7	ns

4.8 Switching Characteristics, V_{CC} = 5V ± 0.5V

over recommended operating free-air temperature range, $V_{CC} = 5V \pm 0.5V$, $C_L = 50pF$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-55°C to 1	25°C	-40°C to	UNIT		
		10 (001701)	MIN	MAX	MIN	MAX	CIAIT	
t _{PLH}	A, B, C	Apy V	2.8	11	2.8	10	ns	
t _{PHL}	A, D, C	Any Y	2.8	11	2.8	10		
t _{PLH}	G1	Any Y	2.8	11	2.8	10	20	
t _{PHL}	GI		2.8	11	2.8	10	ns	
t _{PLH}	G2A, G2B	A	2.5	10	2.6	9.1	20	
t _{PHL}	GZA, GZD	Any Y	2.5	10	2.6	9.1	ns	


4.9 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TYP	UNIT
C _{pd}	Power dissipation capacitance	110	pF







- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r = 3 ns, t_f = 3 ns. Phas relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND



6 Detailed Description

6.1 Overview

The CDx4AC138 contains eight buffers with 3-state outputs and Schmitt-trigger inputs. The active low output enable pins ($\overline{OE1}$ and $\overline{OE2}$) control all eight channels, and are configured so that both must be low for the outputs to be active.

When the outputs are enabled, the outputs are actively driven low or high.

When the outputs are disabled, the outputs are set into the high-impedance state.

6.2 Functional Block Diagram





Figure 6-1. Logic Diagram (Positive Logic)





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 6-2. Logic Symbols (Alternatives)

6.3 Device Functional Modes

ENABLE INPUTS SELECT INPUTS							OUTPUTS						
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	н	Х	X	Х	Х	н	н	н	н	н	н	Н	н
Х	Х	н	X	Х	Х	Н	н	Н	Н	Н	Н	Н	Н
L	Х	X	X	Х	Х	Н	н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	н	Н	Н	Н	н	Н	н
Н	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	н	н	L	Н	Н	Н	Н	Н
н	L	L	L	Н	Н	н	н	н	L	Н	Н	Н	Н
Н	L	L	н	L	L	н	н	Н	н	L	н	Н	н
Н	L	L	н	L	Н	н	н	Н	Н	Н	L	Н	н
н	L	L	н	н	L	н	н	н	Н	Н	н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

Table 6-1. Function Table



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information




Figure 7-1. 24-Bit Decoding Scheme






Figure 7-2. 32-Bit Decoding Scheme



7.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.3 Layout

7.3.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

7.3.2 Layout Example




Figure 7-3. Example Layout for the CD74AC138



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD54AC138	Click here	Click here	Click here	Click here	Click here
CD74AC138	Click here	Click here	Click here	Click here	Click here

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

С	hanges from Revision B (April 2024) to Revision C (July 2024)	Page
•	Added BQB and PW packages to Device Information table, Pin Configuration and Functions section, an	d
	Thermal Information table	1
•	Changed E and M packages to N and D throughout data sheet	1

С	hanges from Revision A (February 2003) to Revision B (April 2024)	Page
•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, De	vice
	Functional Modes, Application and Implementation section, Device and Documentation Support section	n, and
	Mechanical, Packaging, and Orderable Information section	1
•	Updated RθJA values: D = 73 to 106.6, all values in °C/W	5



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CD54AC138F3A	ACTIVE	CDIP	J	16	25	Non-RoHS	SNPB	N / A for Pkg Type	-55 to 125	CD54AC138F3A	Samples
						& Green					
CD74AC138BQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AC138	Samples
											Bumpies
CD74AC138E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC138E	Samples
CD74AC138EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC138E	
OB/ 4/ OTOOLL4	NOTIVE			10	20				0010120	OBTANOTOOL	Samples
CD74AC138M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC138M	Samples
											Samples
CD74AC138PWR	ACTIVE	TSSOP	PW	16	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	AC138	Samples
											Bampies

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC138, CD74AC138 :

- Catalog : CD74AC138
- Military : CD54AC138

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

TEXAS INSTRUMENTS

www.ti.com

12-Jun-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74AC138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC138E	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC138EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74AC138EE4	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

BQB 16

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

2.5 x 3.5, 0.5 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





BQB0016A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




BQB0016A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQB0016A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated