

CD54HC174, CD74HC174, CD54HCT174

Data sheet acquired from Harris Semiconductor SCHS159C

August 1997 - Revised October 2003

High-Speed CMOS Logic Hex D-Type Flip-Flop with Reset

Features

- Buffered Positive Edge Triggered Clock
- Asynchronous Common Reset
- Fanout (Over Temperature Range)
 - Standard Outputs...... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC174 and 'HCT174 are edge triggered flip-flops which utilize silicon gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold

times is transferred to the Q output on the low to high transition of the CLOCK input. The $\overline{\text{MR}}$ input, when low, sets all outputs to a low state.

Each output can drive ten low power Schottky TTL equivalent loads. The 'HCT174 is functional as well as, pin compatible to the 'LS174.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE		
CD54HC174F3A	-55 to 125	16 Ld CERDIP		
CD54HCT174F3A	-55 to 125	16 Ld CERDIP		
CD74HC174E	-55 to 125	16 Ld PDIP		
CD74HC174M	-55 to 125	16 Ld SOIC		
CD74HC174MT	-55 to 125	16 Ld SOIC		
CD74HC174M96	-55 to 125	16 Ld SOIC		
CD74HCT174E	-55 to 125	16 Ld PDIP		
CD74HCT174M	-55 to 125	16 Ld SOIC		
CD74HCT174MT	-55 to 125	16 Ld SOIC		
CD74HCT174M96	-55 to 125	16 Ld SOIC		


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250

Pinout

CD54HC174, CD54HCT174 (CERDIP) CD74HC174, CD74HCT174 (PDIP, SOIC) TOP VIEW



Functional Diagram




TRUTH TABLE

	INPUTS									
RESET (MR)	CLOCK CP	DATA D _n	Q _n							
L	Х	Х	L							
Н	1	Н	Н							
Н	1	L	L							
Н	L	Х	Q_0							

H = High Voltage Level, L = Low Voltage Level, X = Irrelevant, \uparrow = Transition from Low to High Level, Q₀ = Level Before the Indicated Steady-State Input Conditions Were Established

Logic Diagram



Absolute Maximum Ratings

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
E (PDIP) Package	. 67
M (SOIC) Package	
Maximum Junction Temperature	
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

			ST ITIONS			25°C		-40°C T	O +85°C	-55°C TO 125°C							
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS					
HC TYPES																	
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V					
Voltage				4.5	3.15	1	-	3.15	-	3.15	-	V					
				6	4.2	ı	-	4.2	-	4.2	-	V					
Low Level Input	V _{IL}	-	-	2	ı	ı	0.5	1	0.5	ı	0.5	V					
Voltage				4.5	ı	i	1.35	ı	1.35	i	1.35	٧					
				6	1	1	1.8	1	1.8	-	1.8	V					
High Level Output	V _{ОН}	V _{IH} or	-0.02	2	1.9	ı	-	1.9	-	1.9	-	V					
Voltage CMOS Loads		V _{IL}	-0.02	4.5	4.4	1	-	4.4	-	4.4	-	V					
			-0.02	6	5.9	1	-	5.9	-	5.9	-	V					
High Level Output			-4	4.5	3.98	-	-	3.84	-	3.7	-	V					
Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V					
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V					
Voltage CMOS Loads		V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧					
			0.02	6	-	-	0.1	-	0.1	-	0.1	V					
Low Level Output		f	ŀ	t	t	t	F	4	4.5	-	-	0.26	-	0.33	-	0.4	٧
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V					
Input Leakage Current	II	V _{CC} or GND	-	6	ı	-	±0.1	-	±1	-	±1	μА					
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ					

DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	-40°C TO +85°C		O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
СР	0.80
MR	0.55
D	0.15

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. $360\mu A$ max at $25^{\circ}C$.

Prerequisite For Switching Function

		TEST		25°C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES					-		-			
Clock Pulse Width	t _w	-	2	80	-	100	-	120	-	ns
			4.5	16	-	20	-	24	-	ns
			6	14	-	17	-	20	-	ns
MR Pulse Width	t _w	-	2	80	-	100	-	120	-	ns
			4.5	16	-	20	-	24	-	ns
			6	14	-	17	-	20	-	ns

Prerequisite For Switching Function (Continued)

		TEST		25	°С	-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Setup Time, Data to Clock	t _{SU}	-	2	60	-	75	-	90	-	ns
			4.5	12	-	15	-	18	-	ns
			6	10	-	13	-	15	-	ns
Hold Time, Data to Clock	t _H	-	2	5	-	5	-	5	-	ns
			4.5	5	-	5	-	5	-	ns
			6	5	-	5	-	5	-	ns
Removal Time, MR to Clock	t _{REM}	-	2	5	-	5	-	5	-	ns
			4.5	5	-	5	-	5	-	ns
			6	5	-	5	-	5	-	ns
Clock Frequency	f _{MAX}	-	2	6	-	5	-	4	-	MHz
			4.5	30	-	24	-	20	-	MHz
			6	35	-	28	-	24	-	MHz
HCT TYPES	•	•				•				
Clock Pulse Width	t _w	-	4.5	20	-	25	-	30	-	ns
MR Pulse Width	t _W	-	6	25	-	31	-	38	-	ns
Setup Time, Data to Clock	t _{SU}	-	4.5	16	-	20	-	24	-	ns
Hold Time, Data to Clock	t _H	-	6	5	-	5	-	5	-	ns
Removal Time, MR to Clock	t _{REM}	-	4.5	12	-	15	-	18	-	ns
Clock Frequency	f _{MAX}	-	6	25	-	20	-	17	-	MHz

Switching Specifications Input t_p , $t_f = 6ns$

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES								
Propagation Delay, Clock to Q	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	165	205	250	ns
			4.5	-	33	41	50	ns
			6	-	28	35	43	ns
		C _L = 15pF	5	13	-	-	-	ns
Propagation Delay, MR to Q	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	150	190	225	ns
			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
		C _L = 15pF	5	12	-	-	-	ns
Output Transition Times	t _{TLH} , t _{THL}	C _L = 50pF	2	-	75	95	110	ns
			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	38	-	-	-	pF

Switching Specifications Input t_r, t_f = 6ns (Continued)

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNITS
HCT TYPES					-			
Propagation Delay, Clock to Q	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	40	50	60	ns
		C _L = 15pF	5	17	-	-	-	ns
Propagation Delay, MR to Q	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	44	55	66	ns
		C _L = 15pF	5	18	-	-	-	ns
Output Transition Times	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	15	19	22	ns
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C _{PD}	-	5	44	-	-	-	pF

NOTES:

- 3. C_{PD} is used to determine the dynamic power consumption, per flip-flop.
- $4. \ \ P_D = V_{CC}{}^2f_i + \sum (C_L \ V_{CC}{}^2 + f_O) \ where \ f_i = Input \ Frequency, \ f_O = Input \ Frequency, \ C_L = Output \ Load \ Capacitance, \ V_{CC} = Supply \ Voltage.$

Test Circuits and Waveforms




FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS




FIGURE 2. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8974301EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8974301EA CD54HCT174F3A	Samples
CD54HC174F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC174F	Samples
CD54HC174F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8407301EA CD54HC174F3A	Samples
CD54HCT174F	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT174F	Samples
CD54HCT174F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8974301EA CD54HCT174F3A	Samples
CD74HC174E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC174E	Samples
CD74HC174M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC174M	
CD74HC174M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC174M	Samples
CD74HC174M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC174M	Samples
CD74HCT174E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT174E	Samples
CD74HCT174M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HCT174M	
CD74HCT174M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT174M	Samples
CD74HCT174MT	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HCT174M	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC174, CD54HC174, CD74HC174, CD74HC174;

Catalog: CD74HC174, CD74HCT174

Military: CD54HC174, CD54HCT174

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC174M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT174M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 16-Apr-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC174M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT174M96	SOIC	D	16	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC174E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC174E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT174E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT174E	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated