

www.ti.com SNOSAO9 – DECEMBER 2010

LF444QML Quad Low Power JFET Input Operational Amplifier

Check for Samples: LF444QML

FEATURES

- 1/4 Supply Current of a LM148: 250 μA/Amplifier (Max)
- Low Input Bias Current: 100 pA (max)
- · High Gain Bandwidth: 1 MHz
- High Slew Rate: 1 V/μs
- Low Noise Voltage for Low Power 35 nV/√Hz
- Low Input Noise Current 0.01 pA/√Hz
- High Input Impedance: 10¹²Ω
- High Gain, $V_0 = \pm 10V$, $R_L = 10k\Omega$: 25K (Min)

DESCRIPTION

The LF444 quad low power operational amplifier provides many of the same AC characteristics as the industry standard LM148 while greatly improving the DC characteristics of the LM148. The amplifier has the same bandwidth, slew rate, and gain (10 k Ω load) as the LM148 and only draws one fourth the supply current of the LM148. In addition the well matched high voltage JFET input devices of the LF444 reduce the input bias and offset currents by a factor of 10,000 over the LM148. The LF444 also has a very low equivalent input noise voltage for a low power amplifier.

The LF444 is pin compatible with the LM148 allowing an immediate 4 times reduction in power drain in many applications. The LF444 should be used wherever low power dissipation and good electrical characteristics are the major considerations.

Connection Diagram




Figure 1. CDIP - Top View See Package Number NAK0014D

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BI-FET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

SNOSAO9 – DECEMBER 2010 www.ti.com

TEXAS INSTRUMENTS

Simplified Schematic




Figure 2. 1/4 Quad

Detailed Schematic




Figure 3. 1/4 Quad



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Submit Documentation Feedback

www.ti.com SNOSAO9 – DECEMBER 2010

ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage	±18V
Differential Input Voltage	±30V
Input Voltage Range ⁽²⁾	±15V
Output Short Circuit Duration (3)	Continuous
Power Dissipation (4) (5)	900 mW
T _{Jmax}	150°C
θ _{JA} (Typical)	100°C/W
Operating Temperature Range	-55°C ≤ T _A ≤ 125°C
Storage Temperature Range	-65°C ≤ T _A ≤ 150°C
ESD Tolerance ⁽⁶⁾	Rating to be determined

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- (3) Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is P_{Dmax} = (T_{Jmax} T_A)/θ_{JA} or the number given in the Absolute Maximum Ratings, whichever is lower.
- (5) Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside specified limits.
- (6) Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.

Table 1. QUALITY CONFORMANCE INSPECTION

Mil-Std-883, Method 5005 - Group A					
Subgroup	Description	Temp (°C)			
1	Static tests at	+25			
2	Static tests at	+125			
3	Static tests at	-55			
4	Dynamic tests at	+25			
5	Dynamic tests at	+125			
6	Dynamic tests at	-55			
7	Functional tests at	+25			
8A	Functional tests at	+125			
8B	Functional tests at	-55			
9	Switching tests at	+25			
10	Switching tests at	+125			
11	Switching tests at	-55			
12	Settling time at	+25			
13	Settling time at	+125			
14	Settling time at	-55			

Product Folder Links: LF444QML



LF444 ELECTRICAL CHARACTERISTICS DC PARAMETERS

The following conditions apply, unless otherwise specified. $V_S = \pm 15 \text{V}, \ V_{CM} = 0 \text{V}, \ R_S = 0 \Omega, \ R_L = 0 \Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V	Input Offset Voltage	P - 10KO		-10	10	mV	1
V _{IO} Input Offset Voltage		$R_S = 10K\Omega$		-14	14	mV	2, 3
L.	Input Offset Current	$R_{L} = 10K\Omega$		-0.05	0.05	nA	1
I _{IO}	Input Onset Current	KL = TOK22		-10	10	nA	2
+l _{IB}	Input Bias Current	$R_{L} = 10K\Omega$		-0.10	0.10	nA	1
∓i∣Β	Input Bias Current	K_ = 10K22		-20	20	nA	2
Input Rice Current	Input Bias Current	$R_L = 10K\Omega$		-0.10	0.10	nA	1
-I _{IB} Input Bias Current		10102		-20	20	nA	2
+A _{VS}	Large Signal Voltage Gain	$V_0 = 0 \text{ to } +10V,$	See ⁽¹⁾	25		V/mV	1
		$R_L = 10K\Omega$, $R_S = 10K\Omega$	See	15		V/mV	2, 3
-A _{VS}	Large Signal Voltage Gain	$V_0 = 0 \text{ to } -10V,$	See ⁽¹⁾	25		V/mV	1
		$R_L = 10K\Omega$, $R_S = 10K\Omega$	See	15		V/mV	2, 3
+V _O	Output Voltage Swing	$R_L = 10K\Omega, V_I = +1V$		12		V	1, 2, 3
-V _O	Output Voltage Swing	$R_L = 10K\Omega, V_I = -1V$			-12	V	1, 2, 3
V_{CM}	Input Common Mode Voltage Range		See ⁽²⁾	9	-9	V	1, 2, 3
CMRR	Common Mode Rejection Ratio	$R_S = 10K\Omega$, $V_{CM} = \pm 9V$		70		dB	1, 2, 3
PSRR+	Power Supply Rejection Ratio	$V_S = \pm 15V$ to $V_S = \pm 6V$		70		dB	1, 2, 3
PSRR-	Power Supply Rejection Ratio	$V_S = \pm 15V$ to $V_S = \pm 6V$		70		dB	1, 2, 3
I _S	Supply Current				1.0	mA	1, 2, 3
+l _{OS}	Output Short Circuit Current	\/ 4\/		-3.0	-20	mA	1
	Output Short Circuit Current	$V_I = 1V$		-3.0	-40	mA	2, 3
1	Output Shart Circuit Current	V 4V		3.0	20	mA	1
-l _{OS}	Output Short Circuit Current	V _I = -1V		3.0	40	mA	2, 3

⁽¹⁾ Datalog in K = V/mV.
(2) Parameter tested go-no-go only. Specified by the CMRR test.



www.ti.com SNOSA09 – I

TYPICAL PERFORMANCE CHARACTERISTICS








Figure 4.














Figure 9.


TYPICAL PERFORMANCE CHARACTERISTICS (continued) Negative Current Limit Output Voltage Swing



OUTPUT SINK CURRENT (mA) Figure 10.



 R_L —OUTPUT LOAD ($k\Omega$) Figure 12.






Figure 11.





Figure 13.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 16.






Figure 18.





FREQUENCY (Hz) Figure 17.




Figure 19.





Figure 21.



TYPICAL PERFORMANCE CHARACTERISTICS (continued) Open Loop Voltage Gain Output Impedance







Figure 23.






SETTLING TIME (μ s) Figure 24.


www.ti.com

PULSE RESPONSE

 $R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$



TIME (0.5 μ s/DIV) **Figure 25.**



TIME (0.5 μs/DIV)
Figure 26.




Figure 27.




Figure 28.

Copyright © 2010, Texas Instruments Incorporated

SNOSAO9 – DECEMBER 2010 www.ti.com



APPLICATION HINTS

This device is a quad low power op amp with JFET input devices (BI-FETTM). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased to allow normal circuit operation with power supplies of ±3.0V. Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifiers will drive a 10 k Ω load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

O Submit Documentation Feedback



Typical Application



^{***}For R2 = $50k\Omega$, R4 = $330k \pm 1\%$

To calibrate, insert probe in pH =7 solution. Set the "TEMPERATURE ADJUST" pot, R2, to correspond to the solution temperature: full clockwise for 0°C, and proportionately for intermediate temperatures, using a turns-counting dial. Then set "CALIBRATE" pot so output reads 7V.

Typical probe = Ingold Electrodes #465-35

Figure 29. pH Probe Amplifier/Temperature Compensator

Product Folder Links: LF444QML

For R2 = 100k, R4 = $75k \pm 1\%$

For R2 = 200k, $R4 = 56k \pm 1\%$

^{**}Polystyrene

^{*}Film resistor type RN60C



REVISION HISTORY

Date Released	Revision	Section	Changes
12/16/2010	Α	New release to corporate format	1 MDS datasheet converted to standard corporate format. MDS MNLF444M-X Rev 0AL will be archived.

Submit Documentation Feedback



www.ti.com 18-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF444MD/883	ACTIVE	CDIP SB	NAK	14	25	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LF444MD/ 883 Q YQ ACO 883 Q >Y >T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LF444MD/883	NAK	CDIP SB	14	25	502	14	9652	4.32



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated