



### MCP6291, MCP6292, MCP6294

SBOS879D-JULY 2017-REVISED OCTOBER 2019

# MCP629x 10-MHz, Rail-to-Rail Operational Amplifier

Technical

Documents

Order


Now

# Features

- Gain bandwidth product: 10-MHz typical
- Operating supply voltage: 2.4 V to 5.5 V
- Rail-to-rail input/output
- Low input bias current: 1 pA
- Low quiescent current: 0.6 mA
- Input voltage noise: 8.7 nV/ $\sqrt{Hz}$  at f = 10 kHz
- Internal RF and EMI filter
- Extended temperature range: -40°C to 125°C
- Unity-gain stable
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance

#### 2 Applications

- Power modules
- Smoke detectors
- HVAC: heating, ventilating, and air conditioning
- Battery-powered applications
- Sensor signal conditioning
- Photodiode amplifier
- Analog filters
- Medical instrumentation
- Notebooks and PDAs
- Barcode scanners
- Audio receiver
- Automotive infotainment



### Low-Side Motor Control

# 3 Description

Tools &

Software

(single), MCP6292 (dual), The MCP6291 and MCP6294 (quad) devices comprise a family of general-purpose, low-power operational amplifiers. Features such as rail-to-rail input and output swings, low quiescent current (600-µA/ch typical) combined with a wide bandwidth of 10 MHz, and low noise (8.7 nV/VHz at 10 kHz) make this family attractive for a variety of applications that require a balance between cost and performance. The low input bias current enables the family to be used in applications with high-source impedances.

Support &

Community

20

The robust design of the MCP629x provides ease-ofuse to the circuit designer: a unity-gain stable, integrated RFI and EMI rejection filter, no phase reversal in overdrive condition, and high electrostatic discharge (ESD) protection (4-kV HBM).


The MCP629x family operates over the extended temperature range of -40°C to 125°C. The family has a power supply range of 2.4 V to 5.5 V.

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
MCP6291	SOT-23 (5)	1.60 mm × 2.90 mm					
MCP0291	SC70 (5)	1.25 mm × 2.00 mm					
	SOIC (8)	3.91 mm × 4.90 mm					
MCP6292	VSSOP (8) 3.00	3.00 mm × 3.00 mm					
	SOT-23 (8)	1.60 mm × 2.90 mm					
MCP6294	SOIC (14)	8.65 mm × 3.91 mm					
MCP6294	TSSOP (14)	4.40 mm × 5.00 mm					

#### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Small-Signal Overshoot vs Load Capacitance





# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4		ision History 2
5	Dev	ice Comparison Table 4
6		Configuration and Functions 5
7	Spe	cifications8
	7.1	Absolute Maximum Ratings 8
	7.2	ESD Ratings8
	7.3	Recommended Operating Conditions 8
	7.4	Thermal Information: MCP62918
	7.5	Thermal Information: MCP62929
	7.6	Thermal Information: MCP62949
	7.7	Electrical Characteristics: V <sub>S</sub> (Total Supply Voltage) = $(V+) - (V-) = 2.4 V$ to 5.5 V 10
	7.8	Typical Characteristics 12
8	Deta	ailed Description 18
	8.1	Overview
	8.2	Functional Block Diagram 18

	8.3	Feature Description	19
	8.4	Device Functional Modes	19
9	App	lication and Implementation	20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Pow	ver Supply Recommendations	22
	10.1	Input and ESD Protection	22
11	Lay	out	23
	11.1	Layout Guidelines	23
	11.2	Layout Example	23
12	Dev	ice and Documentation Support	24
	12.1	Documentation Support	24
	12.2	Related Links	24
	12.3	Receiving Notification of Documentation Updates	24
	12.4	Community Resources	24
	12.5	Trademarks	24
	12.6	Electrostatic Discharge Caution	24
	12.7	Glossary	24
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	24

# 4 Revision History

Changes from Revision C (January 2019) to Revision D	Page
Added SOT-23 (8) (DDF) package to data sheet	1
Changes from Revision B (April 2018) to Revision C	Page
Deleted SOT-23 package preview notation in <i>Device Information</i> table	1
Added SC70 package to Device Information table	1
Added DCK package information to Device Comparison Table	
• Deleted DBV package preview notation from Pin Configuration and Functions section	5
• Added DCK package drawing and pin functions to Pin Configuration and Functions section	5
Added DBV (SOT-23) and DCK (SC70) thermal information	
Changes from Revision A (October 2017) to Revision B	Page

Added DGK package to Thermal Information table
--

# Changes from Original (July 2017) to Revision A

٠	Deleted MCP6291 SC70, SOT-553, and SOIC packages from Device Information table	1
•	Deleted MCP6292 WSON and VSSOP (10) packages from Device Information table	1
٠	Changed MCP6294 14-pin SOIC package from preview to production data in Device Information table	1
•	Deleted DCK, DRL, DSG, RTE and 8-pin D packages from Device Comparison table	4
•	Deleted DRL (SOT-533) package from MCP6291 pinout image and table in Pin Configuration and Functions section	5
•	Deleted MCP6291 DCK (SC70) and D (SOIC) package pinout drawings and pin information from <i>Pin Configuration</i> and <i>Functions</i> section	5
•	Deleted MCP6292 DSG (WSON) and DGS (VSSOP) package pinout drawings and pin table information in <i>Pin</i> <i>Configuration and Functions</i> section	6

Copyright © 2017–2019, Texas Instruments Incorporated

Page



## MCP6291, MCP6292, MCP6294

SBOS879D-JULY 2017-REVISED OCTOBER 2019

•	Deleted package preview note from MCP6294 pinout drawing in Pin Configuration and Functions section
•	Added MCP6294 Thermal Information table

TEXAS INSTRUMENTS


www.ti.com

# 5 Device Comparison Table

DEVICE	NO. OF			LEADS			
DEVICE	CHANNELS	DBV	DCK	D	DGK	PW	DDF
MCP6291	1	5	5	—		—	—
MCP6292	2	—	—	8	8	—	8
MCP6294	4		_	14		14	



# 6 Pin Configuration and Functions






### Pin Functions: MCP6921

	PIN			
NAME	N	0.	I/O	DESCRIPTION
	SOT-23 (DBV)	SC70 (DCK)		
–IN	4 3		I	Inverting input
+IN	3 1		I	Noninverting input
OUT	1 4		0	Output
V–	2	8	—	Negative (lowest) supply or ground (for single-supply operation)
V+	5 5		—	Positive (highest) supply

# MCP6292 D, DGK, DDF Packages 8-Pin SOIC, VSSOP Top View



### Pin Functions: MCP6292

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	I	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	verting input, channel B	
+IN B	5	I	oninverting input, channel B	
OUT A	1	0	utput, channel A	
OUT B	7	0	Dutput, channel B	
V–	4	_	egative (lowest) supply or ground (for single-supply operation)	
V+	8	_	Positive (highest) supply	


6

Copyright © 2017–2019, Texas Instruments Incorporated



MCP6291, MCP6292, MCP6294 SBOS879D – JULY 2017 – REVISED OCTOBER 2019

www.ti.com



## Pin Functions: MCP6294

8

OUT C

OUT B

7

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	Ι	Inverting input, channel A	
+IN A	3	Ι	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	Ι	Noninverting input, channel B	
–IN C	9	Ι	Inverting input, channel C	
+IN C	10	Ι	Ioninverting input, channel C	
–IN D	13	Ι	nverting input, channel D	
+IN D	12	I	oninverting input, channel D	
OUT A	1	0	Dutput, channel A	
OUT B	7	0	Output, channel B	
OUT C	8	0	Output, channel C	
OUT D	14	0	Output, channel D	
V-	11		Negative (lowest) supply or ground (for single-supply operation)	
V+	4	_	Positive (highest) supply	

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
Supply voltage				6	V	
	Voltage <sup>(2)</sup>	Common-mode	(V–) – 0.5	(V+) + 0.5	V	
Signal input pins	voitage -/	Differential		(V+) - (V-) + 0.2	v	
	Current <sup>(2)</sup>		-10	10	mA	
Output short-circuit	(3)		Cont	inuous	mA	
Specified, T <sub>A</sub>	Specified, T <sub>A</sub>			125	°C	
Junction, T <sub>J</sub>				150	°C	
Storage, T <sub>stg</sub>			-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

# 7.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage	2.4	5.5	V
	Specified temperature	-40	125	°C

## 7.4 Thermal Information: MCP6291

		MCP		
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	221.7	263.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	144.7	75.5	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	49.7	51.0	°C/W
ΨJT	Junction-to-top characterization parameter	26.1	1.0	°C/W
Ψјв	Junction-to-board characterization parameter	49.0	50.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8

# 7.5 Thermal Information: MCP6292

	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	DDF (SOT-23)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157.6	201.2	184.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	104.6	85.7	112.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	99.7	122.9	99.9	°C/W
ΨJT	Junction-to-top characterization parameter	55.6	21.2	18.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	99.2	121.4	99.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.6 Thermal Information: MCP6294

		MCP	6294	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106.9	135.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	64	64	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	63	79	°C/W
ΨJT	Junction-to-top characterization parameter	25.9	15.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.7	78.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.7 Electrical Characteristics: $V_s$ (Total Supply Voltage) = (V+) – (V–) = 2.4 V to 5.5 V

at  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE					
V <sub>OS</sub>	Input offset voltage	V <sub>S</sub> = 5 V		±0.3	±3	mV
•05	mpar onder volkage	$V_S = 5 V$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$			±5	111 V
dV <sub>OS</sub> /dT	Drift	$V_S = 5 V$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$		±1.1		µV/°C
PSRR	Power-supply rejection ratio	$V_{S} = 2.4 \text{ V} - 5.5 \text{ V}, V_{CM} = (V-)$		±7		μV/V
	Channel separation, DC	At DC		100		dB
INPUT V	OLTAGE RANGE					
V <sub>CM</sub>	Common-mode voltage range	$V_{S}$ = 2.4 V to 5.5 V	(V–) – 0.1		(V+) + 0.1	V
			80	103		
CMRR	Common-mode rejection ratio		57	87		dB
Civilat				88		ŭD
				81		
INPUT B	BIAS CURRENT					
I <sub>B</sub>	Input bias current			±1		pА
I <sub>OS</sub>	Input offset current			±0.05		pА
NOISE						
En	Input voltage noise (peak-to-peak)	$V_{S}$ = 5 V, f = 0.1 Hz to 10 Hz		4.77		$\mu V_{PP}$
•	Input voltage noise density	$V_{S}$ = 5 V, f = 10 kHz, R <sub>L</sub> = 10 k $\Omega$		8.7		nV/√Hz
e <sub>n</sub>	mpar voltage noise density	$V_{S}$ = 5 V, f = 1 kHz, R <sub>L</sub> = 10 k $\Omega$		16		11 V / VITA
i <sub>n</sub>	Input current noise density	f = 1 kHz		10		fA/√Hz
INPUT C	APACITANCE					
CID	Differential			2		pF
CIC	Common-mode			4		pF
OPEN-L	OOP GAIN					
				100		
Δ	Open-loop voltage gain	$V_{\rm S} = 5.5$ V (V-) + 0.05 V < V_{\rm O} < (V+) - 0.05 V R <sub>L</sub> = 10 kΩ	104	130		dB
A <sub>OL</sub>	Sporroop voltage gain			100		uВ
				130		
FREQUE	ENCY RESPONSE					
GBP	Gain bandwidth product	V <sub>S</sub> = 5 V, G = 1		10		MHz
φm	Phase margin	V <sub>S</sub> = 5 V, G = 1		55		0
SR	Slew rate	V <sub>S</sub> = 5 V, G = 1		6.5		V/µs
t <sub>S</sub>	Settling time	To 0.1%, $V_S = 5 V$ , 2-V step , G = 1 C <sub>L</sub> = 100 pF		0.5		μs
		To 0.01%, $V_S = 5 V$ , 2-V step , G = 1 $C_L = 100 \text{ pF}$		1		
t <sub>OR</sub>	Overload recovery time	$V_{\rm S} = 5 V$	l	0.2		μs

# Electrical Characteristics: $V_s$ (Total Supply Voltage) = (V+) – (V–) = 2.4 V to 5.5 V (continued)


at  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD + N	Total harmonic distortion + noise <sup>(1)</sup>	$ \begin{array}{l} V_S = 5 \ V \\ V_O = 1 \ V_{RMS} \\ G = 1, \ f = 1 \ kHz \end{array} $		0.0008%		
OUTPUT						
V		$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$			15	mV
Vo	Voltage output swing from supply rails	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$			50	mv
I <sub>SC</sub>	Short-circuit current	$V_{S} = 5 V$		±50		mA
Z <sub>O</sub>	Open-loop output impedance	V <sub>S</sub> = 5 V, f = 10 MHz		100		Ω
POWER	SUPPLY					
lq	Quiescent current per amplifier	$V_{S} = 5.5 \text{ V}, I_{O} = 0 \text{ mA}$		600	1300	μA

(1) Third-order filter; bandwidth = 80 kHz at - 3 dB.


# 7.8 Typical Characteristics

at  $T_A = 25^{\circ}C$ ,  $V_S = 5.5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)






## **Typical Characteristics (continued)**




at  $T_A = 25^{\circ}$ C,  $V_S = 5.5$  V,  $R_L = 10$  k $\Omega$  connected to  $V_S$  / 2,  $V_{CM} = V_S$  / 2, and  $V_{OUT} = V_S$  / 2 (unless otherwise noted)

# **Typical Characteristics (continued)**







# **Typical Characteristics (continued)**



# **Typical Characteristics (continued)**







Copyright © 2017–2019, Texas Instruments Incorporated



## **Typical Characteristics (continued)**








# 8 Detailed Description

## 8.1 Overview

The MCP629x series is a family of low-power, rail-to-rail input and output op amps. These devices operate from 2.4 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the MCP629x series to be used in any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range in low-supply applications and are designed for driving sampling analog-to-digital converters (ADCs).

# 8.2 Functional Block Diagram





### 8.3 Feature Description

The input common-mode voltage range of the MCP629x family extends 100 mV beyond the supply rails for the full supply voltage range of 2.4 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as the *Functional Block Diagram* shows. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1.4 V to 100 mV above the positive supply, whereas the P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) – 1.4 V. There is a small transition region, typically (V+) – 1.2 V to (V+) – 1 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) – 1.4 V to (V+) – 1.2 V on the low end, and up to (V+) – 1 V to (V+) – 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

### 8.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the MCP629x series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k $\Omega$ , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

## 8.3.3 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the MCP629x series is approximately 200 ns.

## 8.4 Device Functional Modes

The MCP629x family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 2.4 V ( $\pm$ 1.2 V) and 5.5 V ( $\pm$ 2.75 V).



# 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The MCP629x series features 10-MHz bandwidth and 6.5-V/ $\mu$ s slew rate with only 600 $\mu$ A of supply current per channel, providing good AC performance at low power consumption. DC applications are well served with a low input noise voltage of 8.7 nV /  $\sqrt{Hz}$  at 10 kHz, low input bias current, and a typical input offset voltage of 0.3 mV.

## 9.2 Typical Application

Figure 33 shows the MCP629x configured in a low-side, motor-control application.




Figure 33. MCP629x in a Low-Side, Motor-Control Application

## 9.2.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.95 V
- Maximum shunt voltage: 100 mV



### Typical Application (continued)

### 9.2.2 Detailed Design Procedure

The transfer function of the circuit in Figure 33 is shown in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$

The load current (I<sub>LOAD</sub>) produces a voltage drop across the shunt resistor (R<sub>SHUNT</sub>). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{v_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100mV}{1A} = 100m\Omega$$
(2)

Using Equation 2, R<sub>SHUNT</sub> is 100 mΩ. The voltage drop produced by I<sub>LOAD</sub> and R<sub>SHUNT</sub> is amplified by the MCP629x to produce an output voltage of roughly 0 V to 4.95 V. The gain needed by the MCP629x to produce the necessary output voltage is calculated using Equation 3:

$$Gain = \frac{\left(V_{OUT\_MAX} - V_{OUT\_MIN}\right)}{\left(V_{IN\_MAX} - V_{IN\_MIN}\right)}$$
(3)

Using Equation 3, the required gain is calculated to be 49.5 V/V, which is set with resistors R<sub>F</sub> and R<sub>G</sub>. Equation 4 is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the MCP629x to 49.5 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Choosing R<sub>F</sub> as 165 k $\Omega$  and R<sub>G</sub> as 3.4 k $\Omega$  provides a combination that equals roughly 49.5 V/V. Figure 34 shows the measured transfer function of the circuit shown in Figure 33.

#### 9.2.3 Application Curve




Figure 34. Low-Side, Current-Sense Transfer Function

MCP6291, MCP6292, MCP6294 SBOS879D-JULY 2017-REVISED OCTOBER 2019



# **10 Power Supply Recommendations**

The MCP629x series is specified for operation from 2.4 V to 5.5 V ( $\pm$ 1.2 V to  $\pm$ 2.75 V); many specifications apply from –40°C to 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

## CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Example* section.

## **10.1** Input and ESD Protection

The MCP629x series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10-mA, as stated in the *Absolute Maximum Ratings* table. Figure 35 shows how a series input resistor is added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 35. Input Current Protection



# 11 Layout

## 11.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
  planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise
  pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the
  ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 37, keeping RF and RG close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

## 11.2 Layout Example






Figure 36. Schematic Representation for Figure 37





Copyright © 2017–2019, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

# **12 Device and Documentation Support**

### **12.1** Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following: *Circuit Board Layout Techniques*, SLOA089

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MCP6291	Click here	Click here	Click here	Click here	Click here
MCP6292	Click here	Click here	Click here	Click here	Click here
MCP6294	Click here	Click here	Click here	Click here	Click here

#### Table 1. Related Links

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### **12.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MCP6291IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1U3F	
	AOINE	001 23		5	3000	None & ereen			40 10 123	1001	Samples
MCP6291IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1EL	Samples
MCP6292IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M292	Samples
MCP6292IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	M292	Samples
MCP6292IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	M292	Samples
MCP6292IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MC6292	Samples
MCP6294IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MCP6294D	Samples
MCP6294IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	MCP6294	Samples
MCP6294IPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	MCP6294	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MCP6291IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
MCP6291IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
MCP6291IDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
MCP6292IDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
MCP6292IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
MCP6292IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
MCP6292IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MCP6294IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
MCP6294IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MCP6294IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MCP6294IPWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

2-Oct-2024



All dimensions are nominal		<u> </u>					· · · · · · · · · · · · · · · · · · ·
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MCP6291IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
MCP6291IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
MCP6291IDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
MCP6292IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
MCP6292IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
MCP6292IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
MCP6292IDR	SOIC	D	8	2500	356.0	356.0	35.0
MCP6294IDR	SOIC	D	14	2500	356.0	356.0	35.0
MCP6294IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
MCP6294IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0
MCP6294IPWT	TSSOP	PW	14	250	353.0	353.0	32.0

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DGK0008A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



# **D0014A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0014A

# **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DDF0008A**



### **PACKAGE OUTLINE**

#### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



### **DDF0008A**

# **EXAMPLE BOARD LAYOUT**

#### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **DDF0008A**

### **EXAMPLE STENCIL DESIGN**

#### SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



<sup>7.</sup> Board assembly site may have different recommendations for stencil design.

# D0008A



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



### D0008A

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0008A

# **EXAMPLE STENCIL DESIGN**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DCK0005A**



### **PACKAGE OUTLINE**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



### **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DCK0005A

# **EXAMPLE STENCIL DESIGN**

#### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



# **PW0014A**



### **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0014A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0014A

# **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated