







SN65LBC180A, SN75LBC180A

SLLS378E - MAY 2000 - REVISED JANUARY 2023

SNx5LBC180A Low-Power Differential Line Driver and Receiver Pairs

1 Features

- High-speed low-power LinBICMOS™ circuitry designed for signaling rates⁽¹⁾ of up to 30 Mbps
- Bus-Pin ESD protection 15 kV HBM
- Low disabled supply-current requirements: 700 µA maximum
- Designed for high-speed multipoint data transmission over long cables
- Common-mode voltage range of -7 V to 12 V
- Low supply current: 15 mA Max
- Compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E)
- Positive and negative output current limiting
- Driver thermal shutdown protection ¹

2 Description

The SN65LBC180A and SN75LBC180A differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that are compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E). The A version offers improved switching performance over SN65LBC180A

its predecessors without sacrificing significantly more power.

These devices combine a differential line driver and differential input line receiver and operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off $(V_{CC} = 0)$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive and negative current limiting for protection from line fault conditions. The SN65LBC180A is characterized for operation from -40°C to 85°C, and the SN75LBC180A is characterized for operation from 0°C to 70°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN65LBC180ASN75	D (SOIC)	4.9 mm x 3.91 mm
LBC180A	N (PDIP)	9.81 mm x 6.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.

SN65LBC180A

SN75LBC180A SN75LBC180A R_T Up to 32 **Unit Loads**

Typical Application

Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit duration, and much higher signaling rates may be achieved without this requirement as displayed in the Typical Characteristics of this device.



3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (April 2009) to Revision E (January 2023)	Page
Changed the document to the latest TI format	1
Added the Pin Configuration and Functions	
Added the Thermal Information table	5
Changed the Typical Characteristics graphs	
Changes from Revision C (June 2002) to Revision D (April 2009)	Page
Deleted exceeds from features, and changed 12 kV To 15 kV	1
 Deleted exceeds from features, and changed 12 kV To 15 kV. Deleted storage temperature and lead temperature from the absolute maximum ratings table. 	1
Deleted exceeds from features, and changed 12 kV To 15 kV	4



4 Pin Configuration and Functions

SN65LBC180AD (Marked as BL180A) SN65LBC180AN (Marked as 65LBC180A) SN75LBC180AD (Marked as LB180A) SN75LBC180AN (Marked as 75LBC180A)



NC-No internal connection

Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION				
NAME	NO.	1115	DESCRIPTION				
NC	1, 8	No Connect	Not electrically connected				
R	2	Digital Output	Logic output RS485 data				
RE	3	Digital Input	Receiver enable, active low				
DE	4	Digital Input	Driver enable, active high				
D	5	Digital Input	Driver data input				
GND	6, 7	Ground	Device ground				
Υ	9	Bus Output	Bus Output Y (Complementary to Z)				
Z	10	Bus Output	Bus Output Z (Complementary to Y)				
В	11	Bus Input	Bus Input B (Complementary to A)				
Α	12	Bus Input	Bus Input A (Complementary to B)				
V _{CC}	13, 14	Power	5 V Supply				



5 Reference

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			UNIT
V _{CC}	Supply voltage range ⁽²⁾		–0.3 V to 6 V
VI	Input voltage range	A, B	–10 V to 15 V
	Voltage range	D, R, DE, RE	-0.3 V to V _{CC} + 0.5 V
Io	Receiver output current	ceiver output current	
	Continuous total power dissi	pation ⁽³⁾	Internally limited
	Total power dissipation		See Dissipation Rating Table
	Bus terminals and GND	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±15 kV
ESD	All pins	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±3 kV
ESD		MM (Machine Model) EIA/JESD22-A115	±400 V
		CDM (Charge Device Model) EIA/JESD22-C101	±1.5 kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
D	950 mW	7.6 mW/°C	608 mW	494 mW	
N	1150 mW	9.2 mW/°C	736 mW	598 mW	

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

5.3 RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V _{IH}	High-level input voltage	D, DE, and RE	2		V _{CC}	V
V _{IL}	Low-level input voltage	D, DE, and RE	0		0.8	V
V _{ID}	Differential input voltage ⁽¹⁾	-12 ⁽²⁾		12	V	
Vo						
VI	Voltage at any bus terminal (separately or common mode)	A, B, Y, or Z	-7		12	V
V _{IC}						
	High level output ourrent	Y or Z	-60			mA
Іон	High-level output current	R	-8			ША
	Low level output ourrent	Y or Z			60	mA
I _{OL}	Low-level output current	R			8	ША
т	Operating free cir temperature	SN65LBC180A	-40		85	°C
T _A	Operating free-air temperature	SN75LBC180A	0		70	C

⁽¹⁾ Differential input/output bus voltage is measured at the noninverting terminal with respect to the inverting terminal.

⁽²⁾ All voltage values are with respect to GND except for differential input or output voltages.

⁽³⁾ The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

⁽⁴⁾ Tested in accordance with MIL-STD-883C, Method 3015.7.

⁽²⁾ The algebraic convention, where the least positive (more negative) limit is designated minimum, is used in this data sheet.



5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC) SN75 Devices	D (SOIC) SN65 Devices	UNIT
		14-Pins	14-Pins	14-Pins	
R _{0JA}	Junction-to-ambient thermal resistance	54.2	88.6	93.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	41.6	49.12	49.4	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	34.0	14.17	11.2	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	21.1	48.6	48.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.5 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA		-1.5	-0.8		V
		R _L = 54 Ω,	SN65LBC180A	1	1.5	3	V
N/ 1	Differential output voltage magnitude	See Figure 6-1	SN75LBC180A	1.1	1.5	3	V
V _{OD}	Differential output voltage magnitude	R _L = 60 Ω,	SN65LBC180A	1	1.5	3	V
		See Figure 6-2	SN75LBC180A	1.1	1.5	3	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽²⁾	See Figure 6-1 an	d Figure 6-2	-0.2		0.2	V
V _{OC(ss)}	Steady-state common-mode output voltage	Can Figure 6.4		1.8	2.4	2.8	V
ΔV _{OC}	Change in steady-state common-mode output voltage ⁽²⁾	See Figure 6-1	-0.1		0.1	V	
Io	Output current with power off	V _{CC} = 0 ,	V _O = -7 V to 12 V	-10	-	10	μA
I _{IH}	High-level input current	V _I = 2 V		-100			μA
I _{IL}	Low-level input current	V _I = 0.8 V		-100			μA
Ios	Short-circuit output current	-7 V ≤ V _O ≤ 12 V		-250	±70	250	mA
			Receiver disabled and driver enabled		5.5	9	
I _{CC}	Supply current	V _I = 0 or V _{CC} , No load	Receiver disabled and driver disabled		0.5	1	mA
			Receiver enabled and driver enabled		8.5	15	

All typical values are at V_{CC} = 5 V, T_A = 25°C. $\Delta \mid V_{OD} \mid$ and $\Delta \mid V_{OC} \mid$ are the changes in the steady-state magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.



5.6 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2	6	12	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2	6	12	ns
t _{sk(p)}	Pulse skew (t _{PLH} - t _{PHL})	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 6-3		0.3	1	ns
t _r	Differential output signal rise time		4	7.5	11	ns
t _f	Differential output signal fall time		4	7.5	11	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	R_L = 110 Ω, See Figure 6-4		12	22	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	R_L = 110 Ω, See Figure 6-5		12	22	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	R_L = 110 Ω, See Figure 6-4		12	22	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	R_L = 110 Ω, See Figure 6-5		12	22	ns

5.7 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	I _O = -8 mA				0.2	V
V _{IT} _	Negative-going input threshold voltage	I _O = 8 mA		-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})				50		mV
V _{IK}	Enable-input clamp voltage	I _I = -18 mA		-1.5	-0.8		V
V _{OH}	High-level output voltage	V _{ID} = 200 mV,	I _{OH} = -8 mA	4	4.9		V
V _{OL}	Low-level output voltage	V _{ID} = -200 m\	/, I _{OL} = 8 mA		0.1	8.0	V
I _{OZ}	High-impedance-state output current	$V_O = 0 \text{ V to } V_C$	CC CC	-1		1	μΑ
I _{IH}	High-level enable-input current	V _{IH} = 2.4 V		-100			μΑ
I _{IL}	Low-level enable-input current	V _{IL} = 0.4 V	V _{IL} = 0.4 V				μΑ
		V _I = 12 V, V _{CC} = 5 V			0.4	1	
	Bus input current	V _I = 12 V, V _{CC} = 0	Other innertable OV		0.5	1	mA
I _I	Bus input current	$V_I = -7 \text{ V},$ $V_{CC} = 5 \text{ V}$	Other input at 0 V	-0.8	-0.4		IIIA
		$V_{I} = -7 \text{ V},$ $V_{CC} = 0$		-0.8	-0.3		
			Receiver enabled and driver disabled		4.5	7.5	
I _{CC}	Supply current	$V_I = 0$ or V_{CC} , No load	Receiver disabled and driver disabled		0.5	1	mA
		140 1044	Receiver enabled and driver enabled		8.5	15	

⁽¹⁾ All typical values are at V_{CC} = 5 V and T_A = 25°C.



5.8 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		7	13	20	ns
t _{PHL}	Propagation delay time, high-to-low-level output	V. = 15 V to 15 V See Figure 6.7	7	13	20	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	V _{ID} = -1.5 V to 1.5 V, See Figure 6-7		0.5	1.5	ns
t _r	Output signal rise time			2.1	3.3	ns
t _f	Output signal fall time	See Figure 6-7		2.1	3.3	ns
t _{PZH}	Output enable time to high level			30	45	ns
t _{PZL}	Output enable time to low level	C = 10 pE See Figure 6.9		30	45	ns
t _{PHZ}	Output disable time from high level	C _L = 10 pF, See Figure 6-8		20	40	ns
t _{PLZ}	Output disable time from low level			20	40	ns

Typical Characteristics







Figure 5-1. Typical Waveform of Nonreturn-to-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable

TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard by definition.







Parameter Measurement Information




Figure 6-1. Driver V_{OD} and V_{OC}






Figure 6-2. Driver V_{OD}



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 O
- B. C_L includes probe and jig capacitance.


Figure 6-3. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 6-4. Driver Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 O
- B. C_L includes probe and jig capacitance.

Figure 6-5. Driver Test Circuit and Voltage Waveforms






Figure 6-6. Receiver VOH and VOL



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 6-7. Receiver Test Circuit and Voltage Waveforms



VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.
- B. C_L includes probe and jig capacitance.

Figure 6-8. Receiver Output Enable and Disable Times



6 Detailed Description


6.1 Device Functional Modes

6.1.1 Functional Tables

DRIVER ⁽¹⁾				RECEIVER		
INPUT			ENABLE DE	DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
D	DE	Y	Z	V _{ID} ≥ 0.2 V	L	Н
Н	Н	Н	L	-0.2 V < V _{ID} < 0.2 V	L	?
L	Н	L	Н	V _{ID} ≤ -0.2 V	L	L
Х	L	Z	Z	X	Н	Z
OPEN	Н	Н	L	Open circuit	L	Н

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


6.1.2 Schematics of Inputs and Outputs





7 Application Information

7.1 Typical Application Circuit



A. The line should be terminated at both ends in its characteristic impedance ($R_T = Z_O$). Stub lengths off the main line should be kept as short as possible. One SN65LBC180A typically represents less than one unit load.

8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

LinBICMOS[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 9-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LBC180ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC180A	Samples
SN75LBC180AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75LBC180A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Apr-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN65LBC180ADR	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LBC180AN	N	PDIP	14	25	506	13.97	11230	4.32
SN75LBC180AN	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated