







TPSM82864A, TPSM82866A SLUSEF1C – SEPTEMBER 2021 – REVISED JUNE 2024

TPSM8286xA 2.4V to 5.5V Input, 4A/6A Step-Down Power Module with Integrated Inductor in a Thin, Overmolded QFN and MagPack[™] Package

1 Features

TEXAS

• Up to 96% efficiency

INSTRUMENTS


- Excellent thermal performance
- 1% output voltage accuracy
- DCS-Control topology for fast transient response
- Designed for low EMI requirements
 - MagPack technology shields inductor and IC
- No bond wire package
 - Simplified layout through optimized pinout
- 2.4V to 5.5V input voltage range
- Same device part number provides:
 - 0.6V to V_{IN} adjustable output voltage
 - 13 integrated fixed output voltage options
- Forced PWM or power save mode
- Power-good indicator with window comparator
- 2.4MHz switching frequency
- 4µA operating quiescent current
- · Output voltage discharge
- 100% duty cycle mode
- -40°C to 125°C operating temperature range
- QFN package with 0.5mm pitch:
 - RDJ, RDM: 3.5mm × 4.0mm
 - RCF (MagPack): 2.3mm × 3.0mm
- Small design size:
 - RDJ, RDM: 35mm² design size
 - RCF (MagPack): 28mm² design size
- Also available with I²C interface: TPSM82866C

2 Applications

- Core supply for FPGAs, CPUs, ASICs
- Optical modules

ÆÀ

- Industrial transport
- Factory automation and control
- Aerospace and defense



Voltage Option

3 Description


The TPSM8286xA device family consists of 4A and 6A step-down converter power modules designed for small solution size and high efficiency. The power modules integrate a synchronous step-down converter and an inductor to simplify design, reduce external components, and save PCB area. The low-profile and compact solution is suitable for automated assembly by standard surface mount equipment. Tight output voltage accuracy, even with small output capacitors, is achieved though the DCS-Control architecture and the excellent load transient performance. At medium-to-heavy loads, the converter operates in PWM mode and automatically enters Power save mode operation at light load to maintain high efficiency over the entire load current range. The devices can also be forced in PWM mode operation for the smallest output voltage ripple. The EN and PG pins, which support sequencing configurations, bring a flexible system design. An integrated soft start reduces the inrush current required from the input supply. The RDJ package supports thin designs with 1.4mm height.

Device Information

PART NUMBER ⁽⁴⁾	OUTPUT CURRENT	PACKAGE ⁽¹⁾	BODY SIZE (NOM)				
TPSM82864A	4A	RDJ or RDM	3.50mm ×				
TPSM82866A	6A	(B0QFN, 23)	4.00mm				
TPSM82864A ⁽²⁾	4A	RCF (QFN-	2.30mm ×				
TPSM82866A ⁽³⁾	6A	FCMOD, 15)	3.00mm				

(1) For more information, see Section 11.

- (2) Preview information (not Production Data).
- (3) Advance information (not Production Data).
- (4) See the *Device Options* table.



TPSM82866AA0HRDMR – Efficiency Versus Output Current; $V_{IN} = 5.0V$



Table of Contents

1 Features	.1
2 Applications	. 1
3 Description	.1
4 Device Options	
5 Pin Configuration and Functions	.3
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	5
6.3 Recommended Operating Conditions	.5
6.4 Thermal Information	.6
6.5 Electrical Characteristics	.7
6.6 Typical Characteristics	8
7 Detailed Description	.9
7.1 Overview	
7.2 Functional Block Diagram	9
7.3 Feature Description.	
7.4 Device Functional Modes	

8 Application and Implementation	16
8.1 Application Information	. 16
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout.	
9 Device and Documentation Support	
9.1 Device Support	. 28
9.2 Documentation Support	
9.3 Receiving Notification of Documentation Updates	
9.4 Support Resources	28
9.5 Trademarks	
9.6 Electrostatic Discharge Caution	28
9.7 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 29



4 Device Options

ORDERABLE PART NUMBER ⁽¹⁾	OUTPUT CURRENT	OPERATING FREQUENCY	NOMINAL INDUCTANCE	BODY SIZE	DEVICE HEIGHT
TPSM82864AA0SRDJR	4 A				1.4 mm
TPSM82866AA0SRDJR	6 A		220 nH	3.5 mm × 4.0 mm	1.4 11111
TPSM82864AA0HRDMR	4 A	2.4 MHz	3.5 mm ~ 4.0 mm		1.8 mm
TPSM82866AA0HRDMR	6 A				1.0 11111
TPSM82864AA0PRCFR ⁽²⁾	4 A				
TPSM82866AA0PRCFR ⁽³⁾	6 A	200 nH		2 3 mm × 3 0 mm	1.95 mm
TPSM82864BA0PRCFR ⁽²⁾	4 A	1.2 MHz	200 11	2.5 mm * 3.0 mm	1.55 11111
TPSM82864BA0PRCFR ⁽²⁾	6 A				

(1) For more information, see Section 11.

(2) Preview information (not Production Data).

(3) Advance information (not Production Data).

5 Pin Configuration and Functions




Figure 5-1. TPSM82864A, TPSM82866A - RCF (15 Pin) QFN-FCMOD




Figure 5-2. TPSM82864A, TPSM82866A - RDJ (23 Pin) and RDM (23 Pin) B0QFN



Table 5-1. Pin Functions

	PIN				
NAME	RDJ and RDM	RCF	TYPE ⁽¹⁾	DESCRIPTION	
AGND	18	11	Р	Analog ground pin. Must be connected to a common GND plane.	
EN	1	2	I	Device enable pin. To enable the device, this pin must be pulled high. Pulling this pin low disables the device. Do not leave floating.	
FB	17	10	I	Voltage feedback input. Connect the output voltage resistor divider to this pin. Wh using a fixed output voltage, connect directly to VOUT.	
PG	2	3	Ο	Power-good open-drain output pin. The pullup resistor can be connected to voltages up to 5.5 V. If unused, leave this pin floating. This pin is pulled to GND when the device is in shutdown.	
PGND	4, 5, 6, 8, 9, 10, 11, 19, 20	8, 9, 12, 13	Р	Power ground pin. Must be connected to common GND plane.	
SW	7	15	0	Switch pin of the power stage. This pin can be left floating.	
VIN	21, 22	1, 14	Р	Power supply input voltage pin	
VOS	16	7	I	Output voltage sense pin. This pin must be directly connected to the output capacitor.	
VOUT	12, 13, 14, 15	5, 6	Р	Output voltage pin	
VSET/ MODE	3	4	I	Connecting a resistor to GND selects one of the fixed output voltages. Tying the pin high or low selects an adjustable output voltage. After the device has started up, the pin operates as a MODE input. Applying a high level selects forced PWM mode operation and a low level selects power save mode operation.	
Exposed Thermal Pad	23	-	Р	Internally connected to PGND. Must be soldered to achieve appropriate power dissipation and mechanical reliability. Must be connected to common GND plane.	

(1) I = Input, O = Output, P = Power

Copyright © 2024 Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN, EN, VOS, FB, PG, VSET/MODE	-0.3	6	
Voltage ⁽²⁾	SW (DC), VOUT	-0.3	V _{IN} + 0.3	V
	SW (AC, less than 10ns) ⁽³⁾	-2.5	10	
I _{SINK_PG}	Sink current at PG		2	mA
TJ	Junction temperature	-40	125	°C
T _{stg}	Storage temperature	-40	125	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to network ground terminal.

(3) While switching.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		±2000	V
V _(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{IN}	Supply voltage range	2.4	5.5	V
V _{OUT}	Output voltage range	0.6	V _{IN}	V
t _{F_VIN}	Falling transition time at VIN ⁽¹⁾		10	mV/µs
	Output current, TPSM82864A		4	۸
IOUT	Output current, TPSM82866A		6	A
_	Nominal resistance range for external voltage selection resistor (E96 resistor series)	10	249	kΩ
R _{VSET}	External voltage selection resistor tolerance		1%	
	External voltage selection resistor temperature coefficient		±200	ppm/°C
TJ	Junction temperature	-40	125	°C

(1) The falling slew rate of V_{IN} must be limited if V_{IN} goes below V_{UVLO} (see Power Supply Recommendations).

TPSM82864A, TPSM82866A SLUSEF1C – SEPTEMBER 2021 – REVISED JUNE 2024



6.4 Thermal Information

			TPSM8286xA					
	THERMAL METRIC ⁽¹⁾	RDM (23 PINS)		RDJ (23 PINS)		RCF (15 PINS)		UNIT
			EVM	JEDEC 51-5	EVM	JEDEC 51-7	EVM	
R _{θJA}	Junction-to-ambient thermal resistance	43.2	25.9	43.3	25.4	66.8	29.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	42.5	n/a ⁽²⁾	34.3	n/a ⁽²⁾	41.5	n/a ⁽²⁾	°C/W
R _θ JC(bottom)	Junction-to-case (bottom) thermal resistance	21.1	n/a ⁽²⁾	22.2	n/a ⁽²⁾	n/a ⁽³⁾	n/a ⁽²⁾	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.9	n/a ⁽²⁾	10.8	n/a ⁽²⁾	19.6	n/a ⁽²⁾	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.8	3.7	3.6	2.4	1.8	0.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	14.8	12.7	10.7	10.9	19	15.1	°C/W

(1) For more information about thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

(2) Not applicable to an EVM.

(3) Only applicable for packages with exposed thermal pad.



6.5 Electrical Characteristics


 $T_J = -40^{\circ}$ C to 125°C, and $V_{IN} = 2.4$ V to 5.5 V. Typical values are at $T_J = 25^{\circ}$ C and $V_{IN} = 5$ V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
Q_VIN	Quiescent current into VIN pin	EN = High, no load, device not switching		4	10	μA
I _{Q_VOS}	Quiescent current into VOS pin	EN = High, no load, device not switching, V _{VOS} = 1.8 V		8		μA
SD	Shutdown current	EN = Low, $T_J = -40^{\circ}$ C to 85° C		0.24	1	μA
		V _{IN} rising	2.2	2.3	2.4	V
V _{UVLO}	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
	Thermal shutdown threshold	T _J rising		150		°C
T _{JSD}	Thermal shutdown hysteresis	T _J falling		20		°C
LOGIC I	NTERFACE	5 5				
V _{IH}	High-level input threshold voltage at EN and VSET/MODE		1.0			V
V _{IL}	Low-level input threshold voltage at EN and VSET/MODE				0.4	V
I _{EN,LKG}	Input leakage current into EN pin			0.01	0.1	μA
	JP, POWER GOOD	1				-
t _{Delay}	Enable delay time	Time from EN high to device starts switching with a 249-k Ω resistor connected between VSET/ MODE and GND	420	650	1100	μs
t _{Ramp}	Output voltage ramp time	Time from device starts switching to power good	0.8	1	1.5	ms
V _{PG(low)}	Power-good lower threshold	V _{FB} referenced to V _{FB(nominal)}	85	91	96	%
V _{PG(high)}	Power-good upper threshold	V _{FB} referenced to V _{FB(nominal)}	103	111	120	%
V _{PG,OL}	Low-level output voltage	I _{sink} = 1 mA			0.4	V
PG,LKG	Input leakage current into PG pin	V _{PG} = 5.0 V		0.01	0.1	μA
t _{PG,DLY}	Power good delay	Rising and falling edges		34		μs
OUTPUT	Γ					
V _{OUT}	Output voltage accuracy	Fixed voltage operation, FPWM, no load, T _J = 0°C to 85°C	-1		1	%
		Fixed voltage operation, FPWM, no load	-2		2	%
V _{FB}	Feedback voltage	Adjustable voltage operation	594	600	606	mV
FB,LKG	Input leakage into FB pin	Adjustable voltage operation, V_{FB} = 0.6 V		0.01	0.4	μA
R _{DIS}	Output discharge resistor at VOS pin			3.5		Ω
	Load regulation	V _{OUT} = 1.2 V, FPWM		0.04		%/A
POWER	SWITCH				I	
		TPSM8286xAA0SRDJ 100% mode. V _{IN} = 3.3 V, T _J = 25°C		28	35	mΩ
R _{DP}	Dropout resistance	TPSM8286xAA0HRDM 100% mode. V _{IN} = 3.3 V, T _J = 25°C		24		mΩ
		TPSM8286xAA0PRCF 100% mode. V _{IN} = 3.3 V, T _J = 25°C		22		mΩ
	High-side FET forward current limit	TPSM82864A	5	5.5	6	А
		TPSM82866A	7	7.9	9	Α
LIM	Low side FFT forward summart limit	TPSM82864A		4.5		Α
	Low-side FET forward current limit	TPSM82866A		6.5		А
	Low-side FET negative current limit			-3		Α
f _{sw}	PWM switching frequency	TPSM82866Ax, I _{OUT} = 1 A, V _{OUT} = 1.2 V		2.4		MHz

Copyright © 2024 Texas Instruments Incorporated



6.6 Typical Characteristics






7 Detailed Description

7.1 Overview

The TPSM8286xA synchronous step-down converter power module is based on DCS-Control (Direct Control with Seamless transition into power save mode). This topology is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control. The DCS-Control topology operates in PWM (pulse width modulation) mode for medium-to-heavy load conditions and in PSM (power save mode) at light load currents. In PWM, the converter operates with the nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the quiescent current of the IC to achieve high efficiency over the entire load current range. DCS-Control supports both operation modes using a single building block and, therefore, has a seamless transition from PWM to PSM without effects on the output voltage. The TPSM8286xA offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

The TPSM8286xxxxP versions in the RCF package use MagPack technology to deliver the highest-performance power module design. Leveraging our proprietary integrated-magnetics packaging technology, MagPack (magnetics in package) power modules deliver industry-leading power density, high efficiency and good thermal performance, ease of use, and reduced EMI emissions.



7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Power Save Mode

As the load current decreases, the device seamlessly enters power save mode (PSM) operation. In PSM, the converter operates with a reduced switching frequency and a minimum quiescent current to maintain high efficiency. Power save mode is based on a fixed on-time architecture, as shown in Equation 1. The inductance used in the RCF package using MagPack technology is 200 nH typical where the inductance used in the RDJ and RDM packages is 220 nH typical.

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$

(1)

9



For very small output voltages, an absolute minimum on time of approximately 50ns is kept to limit switching losses. The operating frequency is thereby reduced from the nominal value, which keeps efficiency high. The switching frequency in PSM is estimated as:

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(2)

The load current at which PSM is entered is at one half of the ripple current of the inductor and can be estimated as:

$$I_{Load}(PSM - entry) = \frac{V_{IN} \times t_{ON}}{2} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L}$$
(3)

In power save mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitance.

7.3.2 Forced PWM Mode

After the device has powered up and ramped up VOUT, the VSET/MODE pin acts as a digital input. With a high level on the VSET/MODE pin, the device enters forced PWM (FPWM) mode and operates with a constant switching frequency over the entire load range, even at very light loads. This reduces the output voltage ripple and allows simple filtering of the switching frequency for noise-sensitive applications but lowers efficiency at light loads.

7.3.3 Optimized Transient Performance from PWM to PSM Operation

For most converters, the load transient response in PWM mode is improved compared to PSM, because the converter reacts faster on the load step and actively sinks energy on the load release. As an additional feature, the TPSM8286xA automatically stays in PWM mode for 128 cycles after a heavy load release to bring the output voltage back to the regulation level faster. After these 128 cycles of PWM mode, it automatically returns to PSM (if VSET/MODE is low). See Figure 7-1. Without this optimization, the output voltage overshoot is higher.




Figure 7-1. Optimized Transient Performance from PWM to PSM



7.3.4 Low Dropout Operation (100% Duty Cycle)

The device offers a low dropout operation by entering 100% duty cycle mode if the input voltage comes close to the target output voltage. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery-powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

 $V_{IN (min)} = V_{OUT (min)} + I_{OUT (max)} \times R_{DP}$

(4)

where

- V_{OUT (min)} = Minimum output voltage the load can accept
- I_{OUT (max)} = Maximum output current
- R_{DP} = Résistance from VIN to VOUT (high-side R_{DS(on)} + R_{DC} of the inductor)

7.3.5 Soft Start

After enabling the device, there is a 650- μ s enable delay (t_{Delay}) before the device starts switching. The t_{Delay} time varies with the VSET/MODE resistor used and is longest with a resistance of 249 k Ω or higher. After the enable delay, an internal soft-start circuit ramps up the output voltage in 1 ms (t_{Ramp}). This action avoids excessive inrush current and creates a smooth output voltage ramp up. This action also prevents excessive voltage drops of batteries that have a high internal impedance. Figure 7-2 shows the start-up sequence.




Figure 7-2. Start-Up Sequence

The device is able to start into a prebiased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to the nominal value.

7.3.6 Switch Current Limit and HICCUP Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current can occur with a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM} , cycle by cycle, the high-side MOSFET is turned off and the low-side MOSFET is turned on until the inductor current ramps down to the low-side MOSFET current limit.

When the high-side MOSFET current limit is triggered 256 times, the device stops switching. The device then automatically re-starts with soft start after a typical delay time of 16 ms has passed. The device repeats this mode until the high load condition disappears. This HICCUP short-circuit protection reduces the current consumed from the input supply because the device only draws input current approximately 10% of the time during an overload condition. Figure 8-35 shows the hiccup short-circuit protection.

The low-side MOSFET also contains a negative current limit to prevent excessive current from flowing back through the inductor to the input. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off. In this scenario, both MOSFETs are off until the start of the next cycle. The negative current limit is only active in forced PWM mode.

Copyright © 2024 Texas Instruments Incorporated



7.3.7 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, undervoltage lockout (UVLO) disables the device when the input voltage is lower than V_{UVLO} . When the input voltage recovers, the device automatically returns to operation with soft start.

7.3.8 Thermal Shutdown

When the junction temperature exceeds T_{JSD} , the device goes into thermal shutdown, stops switching, and activates the output voltage discharge. When the device temperature falls below the threshold by the hysteresis, the device returns to normal operation automatically with soft start.



7.4 Device Functional Modes

7.4.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal switch smoothly discharges the output through the VOS pin in shutdown mode. Do not leave the EN pin floating.

The typical enable threshold value of the EN pin is 0.66 V for rising input signals and the typical shutdown threshold is 0.52 V for falling input signals.

7.4.2 Output Discharge

The purpose of the output discharge function is to make sure of a defined down-ramp of the output voltage when the device is disabled and to keep the output voltage close to 0 V. The output discharge is active when the EN pin is pulled low, when the input voltage is below the UVLO threshold or during thermal shutdown. The discharge is active down to an input voltage of 1.6 V (typical).

7.4.3 Power Good (PG)

The device has an open-drain power-good pin, which is specified to sink up to 2 mA. The power-good output requires a pullup resistor connected to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used. Table 7-1 shows the typical PG pin logic.

	Table 7-1. PG PIT Logic						
	DEVICE CONDITIONS	LOGIC STATUS					
			LOW				
Enable	$0.9 \times V_{OUT_NOM} \le V_{VOUT} \le 1.1 \times V_{OUT_NOM}$	\checkmark					
	$V_{VOUT} < 0.9 \times V_{OUT_NOM}$ or $V_{VOUT} > 1.1 \times V_{OUT_NOM}$		\checkmark				
Shutdown	EN = low		\checkmark				
Thermal shutdown	$T_J > T_{JSD}$						
UVLO	$1.8 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$						
Power supply removal	ver supply removal V _{IN} < 1.8 V undefined						

Table 7-1. PG Pin Logic

The PG pin has a 34-µs delay time on the falling edge and a 34-µs delay before PG goes high. See Figure 7-3.




Figure 7-3. Power-Good Transient and Delay Behavior



7.4.4 Output Voltage and Mode Selection (VSET/MODE)

The TPSM8286xA family devices are configurable as either an adjustable output voltage or a fixed output voltage, depending on the needs of each individual application. This feature simplifies the logistics during mass production, as one part number offers several fixed output voltage options as well as an adjustable output voltage option. During the enable delay (t_{Delay}), the device configuration is set by an external resistor connected to the VSET/MODE pin through an internal R2D (resistor to digital) converter. This configures the V_{REF} input to the error amplifier (EA) to be either the V_{FB} voltage (0.6-V typical) or the selected output voltage. Table 7-2 shows the options.

RESISTOR AT VSET/MODE PIN (E96 SERIES, ±1% ACCURACY, 200 ppm/°C OR BETTER)	FIXED OR ADJUSTABLE OUTPUT VOLTAGE		
249 k or logic high	Adjustable (through a resistive divider on the FB pin)		
205 k	3.30 V		
162 k	2.50 V		
133 k	1.80 V		
105 k	1.50 V		
68.1 k	1.35 V		
56.2 k	1.20 V		
44.2 k	1.10 V		
36.5 k	1.05 V		
28.7 k	1.00 V		
23.7 k	0.95 V		
18.7 k	0.90 V		
15.4 k	0.85 V		
12.1 k	0.80 V		
10 k or logic low	Adjustable (through a resistive divider on the FB pin)		

Table 7 0	A	Valtaga	Coloction	Tabla
Table 7-2.	Output	voitade	Selection	lable

The R2D converter has an internal current source, which applies current through the external resistor, and an internal ADC, which reads back the resulting voltage level. Depending on the detected resistance, the output voltage is set. After this R2D conversion is finished, the current source is turned off to avoid current flowing through the external resistor. Make sure that the additional leakage current path is less than 20 nA and the capacitance is not greater than 30 pF from this pin to GND during R2D conversion, otherwise a false V_{OUT} value is set. For more details, refer to the *Benefits of a Resistor-to-Digital Converter in Ultra-Low Power Supplies White Paper*. When the device is set to a fixed output voltage, the FB pin must be connected to the output directly. See Figure 7-4.




Figure 7-4. Fixed Output Voltage Application Circuit



After the start-up period ($t_{Start-up}$), a different operation mode can be selected. When VSET/MODE is set to high, the device is in forced PWM mode. Otherwise, the VSET/MODE resistor pulls the pin low and the device operates in power save mode.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPSM8286xA is a synchronous step-down converter power module family. The following section discusses the selection of the external components to complete the power supply design. The required power inductor is integrated inside the TPSM8286xA. The integrated shielded inductor has a value of 220 nH with a ±20% tolerance for the RDJ and RDM packages. The RCF MagPack package not only has a 200 nH shielded inductor but also shields the IC for a better EMI performance. The TPSM82864A and TPSM82866A in the RDJ and RDM packages are pin-to-pin and BOM-to-BOM compatible. The TPSM8286xAA0HRDMR devices give a higher efficiency than the TPSM8286xAA0SRDJR devices due to the increased height. For a given package height (RDM or RDJ), the 4A and 6A version give the same efficiency and performance and are different only in the rated output current. The RCF package, using MagPack technology, is less than half the size of the other package versions (RDM and RDJ), thus shrinking the total design size by about 20%, while maintaining the same high efficiency as the other packages.

8.2 Typical Application




Figure 8-1. Typical Application

8.2.1 Design Requirements

For this design example, use Table 8-1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.4 V to 5.5 V
Output voltage	1.2 V
Maximum output current	6 A

Table 8-2 lists the components used for the example.

Table 6-2: List of Components								
REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾						
C1	22 μF, Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BZ70J226ME44	Murata						
C2	47 μF, Ceramic capacitor, 6.3 V, X6S, size 0805, JMK212BC6476MG-T or GRM21BC80J476ME01L	Taiyo Yuden or Murata						
R1	Depending on the output voltage, Chip resistor, 1/16 W, 1%	Std						
R2	100 k Ω , Chip resistor, 1/16 W, 1%	Std						
R3	100 kΩ, Chip resistor, 1/16 W, 1%	Std						

 Table 8-2. List of Components

(1) See the *Third-party Products* disclaimer.

8.2.2 Detailed Design Procedure

8.2.2.1 Setting The Output Voltage

With the VSET/MODE pin set high or low, an adjustable output voltage is set by an external resistor divider according to Equation 5:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.6V} - 1\right)$$
(5)

To keep the feedback (FB) net robust from noise, set R2 equal to or lower than 100 k Ω to have at least 6 μ A of current in the voltage divider. Lower values of FB resistors achieve better noise immunity but lower light-load efficiency, as explained in the *Design Considerations for a Resistive Feedback Divider in a DC/DC Converter Technical Brief*.

When a fixed output voltage is selected, connect the FB pin directly to the output. R1 and R2 are not needed, as V_{OUT} is set through a resistor on the VSET/MODE pin. Select the recommended resistor value from the list in Table 7-2.

8.2.2.2 Input and Output Capacitor Selection

For the best output and input voltage filtering, low-ESR ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes, and provides a stable system rail for the device. The input capacitor must be placed between VIN and PGND as close as possible to those pins. For most applications, $22 \ \mu$ F is sufficient, though a larger value reduces input current ripple. The input capacitor plays an important role in the EMI performance of the system as explained in the *Simplify Low EMI Design With Power Modules White Paper*.


The architecture of the device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. The capacitor value can range from $2 \times 22 \ \mu$ F up to 150 μ F. The recommended typical output capacitors are $2 \times 22 \ \mu$ F or $1 \times 47 \ \mu$ F with an X5R or better dielectric. Values over 150 μ F can degrade the loop stability of the converter.

Ceramic capacitors have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering the package size and voltage rating. Make sure that the effective input capacitance is at least 10 μ F and the effective output capacitance is at least 22 μ F.



8.2.3 Application Curves

 V_{IN} = 5.0 V, V_{OUT} = 1.2 V, T_A = 25°C, BOM = Table 8-2, unless otherwise noted. Solid lines show the FPWM mode and dashed lines show PSM.




Copyright © 2024 Texas Instruments Incorporated



100 100 95 95 : 90 90 85 85 80 80 Efficiency (%) (%) 75 75 Efficiency 70 70 65 65 60 60 V_{OUT} = 0.6V $V_{OUT} = 0.6V$ 55 V_{OUT} = 0.9V 55 V_{OUT} = 0.9V V_{OUT} = 1.2V V_{OUT} = 1.8V V_{OUT} = 1.2V 50 50 V_{OUT} = 1.8V V_{OUT} = 2.5V V_{OUT} = 2.5V 45 45 $V_{OUT} = 3.3V$ V_{OUT} = 3.3V 40 40 2 2.5 3 3.5 Output Current (A) 100u 1m 10m 100m 6 0 0.5 1 1.5 4 4.5 5 5.5 6 Output Current (A) TPSM8286xAA0SRDJ PSM and FPWM TPSM8286xAA0SRDJ FPWM Figure 8-9. Efficiency V_{IN} = 5.0 V and T_A = 85°C Figure 8-8. Efficiency V_{IN} = 5.0 V and T_A = 25°C 100 100 95 95 90 90 85 85 80 80 Efficiency (%) (%) 75 75 Efficiency 70 70 65 65 60 60 V_{OUT} = 0.6V
 V_{OUT} = 0.9V
 V_{OUT} = 1.2V
 V_{OUT} = 1.8V
 V_{OUT} = 2.5V 55 55 V_{OUT} = 0.6V V_{OUT} = 0.9V 50 50 V_{OUT} = 1.2V V_{OUT} = 1.8V 45 45 $V_{OUT} = 2.5V$ $V_{OUT} = 2.5V$ 40 40 10m 100r Output Current (A) 2 2.5 3 3.5 4 Output Current (A) 100u 1m 100m 1 6 0 0.5 1 1.5 4.5 5 5.5 6 TPSM8286xAA0SRDJ FPWM TPSM8286xAA0SRDJ PSM and FPWM Figure 8-11. Efficiency V_{IN} = 3.3 V and T_A = 85°C Figure 8-10. Efficiency V_{IN} = 3.3 V and T_A = 25°C 100 100 95 95 90 90 85 85 80 80 Efficiency (%) Efficiency (%) 75 75 70 70 65 65 60 60 55 55 V_{OUT} = 0.6V $V_{OUT} = 0.6V$ 50 50 V_{OUT} = 0.9V V_{OUT} = 1.2V $V_{OUT} = 0.9V$ VOUT = 1.2V 45 45 V_{OUT} = 1.8V - V_{OUT} = 1.8V 40 40 100u 100m 4.5 5 5.5 6 10m 6 0.5 1 1.5 2 2.5 3 3.5 Output Current (A) 1m 1 0 4 Output Current (A) TPSM8286xAA0SRDJ PSM and FPWM TPSM8286xAA0SRDJ FPWM Figure 8-12. Efficiency V_{IN} = 2.8 V and T_A = 25°C Figure 8-13. Efficiency V_{IN} = 2.8 V and T_A = 85°C




SLUSEF1C - SEPTEMBER 2021 - REVISED JUNE 2024






TPSM82864A, TPSM82866A


SLUSEF1C - SEPTEMBER 2021 - REVISED JUNE 2024












TPSM82864A, TPSM82866A SLUSEF1C – SEPTEMBER 2021 – REVISED JUNE 2024



8.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.4 V to 5.5 V. The average input current of the TPSM8286xA is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$
(6)

Make sure that the input power supply has a sufficient current rating for the application. The power supply must avoid a fast ramp down. The falling ramp speed must be slower than 10 mV/ μ s if the input voltage drops below V_{UVLO}.

8.4 Layout

8.4.1 Layout Guidelines

A proper layout is critical for the operation of any switched mode power supply, especially at high switching frequencies. Therefore, the PCB layout of the TPSM8286xA demands careful attention to make sure of best performance. A poor layout can lead to issues like the following:

• Bad line and load regulation

Texas

INSTRUMENTS



- Instability
- Increased EMI radiation
- Noise sensitivity

Refer to the *Five Steps to a Great PCB Layout for a Step-Down Converter Technical Brief* for a detailed discussion of general best practices. The following are specific recommendations for the TPSM8286xA:

- Place the input capacitor as close as possible to the VIN and PGND pins of the device. This placement is the most critical component placement. Route the input capacitor directly to the VIN and PGND pins avoiding vias.
- Place the output capacitor close to the VOUT and PGND pins and route directly avoiding vias.
- Place the FB resistors R1 and R2 close to the FB and AGND pins and place R4 close to the VSET/MODE pin to minimize noise pickup.
- The sense traces connected to the VOS pin is a signal trace. Take special care to avoid noise being induced. Keep the trace away from SW.
- To improve thermal performance, use GND vias under the exposed thermal pad. Directly connect the AGND and PGND pins to the exposed thermal pad with copper on the top PCB layer.
- Refer to Figure 8-42 and Figure 8-43 for an example of component placement, routing, and thermal design.
- The recommended land pattern for the TPSM8286xA is shown at the end of this data sheet. For best
 manufacturing results, create the pads as solder mask defined (SMD) when some pins (such as VIN, VOUT,
 and PGND) are connected to large copper planes. Using SMD pads keeps each pad the same size and
 avoids solder pulling the device during reflow.

8.4.2 Layout Examples




Figure 8-42. Layout Example RCF package






Figure 8-43. Layout Example RDJ and RDM package



8.4.2.1 Thermal Considerations

The TPSM8286xA power module temperature must be kept less than the maximum rating of 125°C. The following are three basic approaches for enhancing thermal performance:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.

To estimate the approximate module temperature of the TPSM8286xA, apply the typical efficiency stated in this data sheet to the desired application condition to compute the power dissipation of the module. Then, calculate the module temperature rise by multiplying the power dissipation by the thermal resistance. Using this method to compute the maximum device temperature, the Safe Operating Area (SOA) graphs demonstrate the required derating in maximum output current at high ambient temperatures. For more details on how to use the thermal parameters in real applications, see the *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report* and *Semiconductor and IC Package Thermal Metrics Application Report*.



9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Report
- Texas Instruments, Benefits of a Resistor-to-Digital Converter in Ultra-Low Power Supplies White Paper
- Texas Instruments, Design Considerations for a Resistive Feedback Divider in a DC/DC Converter Technical Brief
- Texas Instruments, Simplify Low EMI Design With Power Modules White Paper

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

MagPack[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (November 2022) to Revision C (June 2024)

Page



С	hanges from Revision A (December 2021) to Revision B (November 2022)	Page
•	Added TPSM8286xAA0HRDM to the data sheet	3


С	hanges from Revision * (September 2021) to Revision A (December 2021)	Page
•	Changed document status from Advance Information to Production Data	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OUTLINE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. This drawing is subject to change without notice.

2.






RCF0015A

EXAMPLE BOARD LAYOUT

QFN-FCMOD - 2 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






EXAMPLE STENCIL DESIGN

QFN-FCMOD - 2 mm max height

RCF0015A

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPSM82864AA0HRDMR	ACTIVE	B0QFN	RDM	23	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TM864AA0H	Samples
TPSM82864AA0SRDJR	ACTIVE	B0QFN	RDJ	23	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TM864AA0S	Samples
TPSM82866AA0HRDMR	ACTIVE	B0QFN	RDM	23	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TM866AA0H	Samples
TPSM82866AA0SRDJR	ACTIVE	B0QFN	RDJ	23	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TM866AA0S	Samples
XPSM82866AA0PRCFR	ACTIVE	QFN-FCMOD	RCF	15	3000	RoHS (In Work) & Green (In Work)			-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM82864AA0HRDMR	B0QFN	RDM	23	3000	330.0	17.6	3.8	4.3	2.0	8.0	12.0	Q1
TPSM82864AA0SRDJR	B0QFN	RDJ	23	3000	330.0	17.6	3.8	4.3	2.0	8.0	12.0	Q1
TPSM82866AA0HRDMR	B0QFN	RDM	23	3000	330.0	17.6	3.8	4.3	2.0	8.0	12.0	Q1
TPSM82866AA0SRDJR	B0QFN	RDJ	23	3000	330.0	17.6	3.8	4.3	2.0	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

8-May-2024



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM82864AA0HRDMR	B 0QFN	RDM	23	3000	336.0	336.0	48.0
TPSM82864AA0SRDJR	B0QFN	RDJ	23	3000	336.0	336.0	48.0
TPSM82866AA0HRDMR	B0QFN	RDM	23	3000	336.0	336.0	48.0
TPSM82866AA0SRDJR	B 0QFN	RDJ	23	3000	336.0	336.0	48.0

RDM0023A

PACKAGE OUTLINE

B0QFN - 1.85 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RDM0023A

EXAMPLE BOARD LAYOUT

B0QFN - 1.85 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RDM0023A

EXAMPLE STENCIL DESIGN

B0QFN - 1.85 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




RDJ0023A

PACKAGE OUTLINE

B0QFN - 1.45 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RDJ0023A

EXAMPLE BOARD LAYOUT

B0QFN - 1.45 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RDJ0023A

EXAMPLE STENCIL DESIGN

B0QFN - 1.45 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated