

ISO722x デュアル・チャンネルのデジタル・アイソレータ

1 特長

- 1、5、25、150Mbpsの信号速度オプション
 - チャンネル間の出力スキューが低い: 最大値1ns
 - 低いパルス幅歪み(PWD): 最大値1ns
 - 低いジッタ成分: 150Mbpsで標準値1ns
- 50kV/ μ sの標準過渡電圧耐性
- 2.8V (Cグレード)、3.3V、5Vの電源で動作
- 4kVのESD保護
- 高い電磁気耐性
- 動作温度範囲: -40°C~+125°C
- 定格電圧で標準寿命28年
(『ISO72xファミリのデジタル・アイソレータの高電圧寿命』および「絶縁コンデンサの予測寿命」を参照)
- 安全関連の認定
 - VDE基本絶縁、DIN VDE V 0884-11:2017-01 およびDIN EN 61010-1 (VDE 0411-1)に従い 4000V_{PK} V_{IOTM}、560V_{PK} V_{IORM}
 - UL 1577に従い2500V_{RMS}絶縁
 - IEC 60950-1およびIEC 62368-1についてCSA承認済み

2 アプリケーション

- 産業用フィールドバス
 - Modbus
 - Profibus™
 - DeviceNet™データバス
- コンピュータ・ペリフェラル・インターフェイス
- サーボ制御インターフェイス
- データ収集

3 概要

ISO7220xおよびISO7221xファミリのデバイスは、デュアル・チャンネルのデジタル・アイソレータです。PCBレイアウトを行いやすくするため、チャンネルはISO7220xでは同じ方向、ISO7221xでは反対方向に配置されています。これらのデバイスにはロジック入力および出力バッファがあり、TIの二酸化シリコン(SiO₂)絶縁バリアによって分離され、VDE準拠で最高4000V_{PK}のガルバニック絶縁を実現します。これらのデバイスを絶縁型電源と組み合わせて使用すると、高電圧がブロックされ、グラウンドが絶縁されます。また、データ・バスや他の回路で発生したノイズ電流がローカル・グラウンドに入り込み、ノイズに敏感な回路に干渉または損傷を与えることを防止できます。


バイナリ入力信号がコンディショニングされ、バランスされた信号に変換されてから、容量性絶縁バリアによって差動化されます。絶縁バリアを通過して、差動コンパレータがロジック変換情報を受け取り、それに応じてフリップフロップおよび出力回路を設定またはリセットします。バリアを通して周期的に更新パルスが送信され、出力が正しいDCレベルであることを保証します。このDC更新パルスが4 μ sごとに受信されない場合、入力に電力が供給されていない、またはアクティブに駆動されていないと見なされ、フェールセーフ回路により出力が論理HIGH状態に駆動されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
ISO7220x	SOIC (8)	4.90mmx3.91mm
ISO7221x		

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

概略回路図



V_{CCI}およびGNDIは、それぞれ入力チャンネルの電源およびグラウンド接続です。

V_{CCO}およびGNDOは、それぞれ出力チャンネルの電源およびグラウンド接続です。

目次

1	特長	1	7.17	Switching Characteristics—3.3-V V_{CC1} and V_{CC2} Supplies	18
2	アプリケーション	1	7.18	Switching Characteristics—2.8-V V_{CC1} and V_{CC2} Supplies	18
3	概要	1	7.19	Insulation Characteristics Curves	19
4	改訂履歴	2	7.20	Typical Characteristics	20
5	説明(続)	6	8	Parameter Measurement Information	22
6	Pin Configuration and Functions	7	9	Detailed Description	24
7	Specifications	7	9.1	Overview	24
7.1	Absolute Maximum Ratings	7	9.2	Functional Block Diagram	24
7.2	ESD Ratings	7	9.3	Feature Description	25
7.3	Recommended Operating Conditions	8	9.4	Device Functional Modes	25
7.4	Thermal Information	8	10	Application and Implementation	26
7.5	Power Ratings	8	10.1	Application Information	26
7.6	Insulation Specifications	9	10.2	Typical Application	26
7.7	Safety-Related Certifications	10	11	Power Supply Recommendations	28
7.8	Safety Limiting Values	10	12	Layout	28
7.9	Electrical Characteristics—5-V V_{CC1} and V_{CC2} Supplies	11	12.1	Layout Guidelines	28
7.10	Electrical Characteristics—5-V V_{CC1} and 3.3-V V_{CC2} Supply	12	12.2	Layout Example	28
7.11	Electrical Characteristics—3.3-V V_{CC1} and 5-V V_{CC2} Supply	13	13	デバイスおよびドキュメントのサポート	29
7.12	Electrical Characteristics—3.3-V V_{CC1} and V_{CC2} Supplies	14	13.1	デバイス・サポート	29
7.13	Electrical Characteristics—2.8-V V_{CC1} and V_{CC2} Supplies	14	13.2	ドキュメントのサポート	29
7.14	Switching Characteristics—5-V V_{CC1} and V_{CC2} Supplies	15	13.3	関連リンク	29
7.15	Switching Characteristics—5-V V_{CC1} and 3.3-V V_{CC2} Supply	16	13.4	ドキュメントの更新通知を受け取る方法	29
7.16	Switching Characteristics—3.3-V V_{CC1} and 5-V V_{CC2} Supplies	17	13.5	コミュニティ・リソース	29
			13.6	商標	30
			13.7	静電気放電に関する注意事項	30
			13.8	Glossary	30
			14	メカニカル、パッケージ、および注文情報	30

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision O (April 2017) から Revision P に変更	Page
ドキュメント全体を通して「(VDE V 0884-10):2006-12」を「DIN VDE V 0884-11:2017-01」に変更	1
ドキュメント全体を通して「部品受領通知5AおよびIEC 60950-1についてCSA承認済み」を「IEC 60950-1およびIEC 62368-1についてCSA承認済み」に変更	1
Added the basic insulation working voltage for CSA in the <i>Safety-Related Certifications</i> table	10
Changed the VDE certification number from 40016131 to 40047657 in the <i>Safety-Related Certifications</i> table	10
Changed the maximum propagation delay and pulse-width distortion in each <i>Switching Characteristics</i> table	15
Added $\pm 10\%$ for the V_{CC1} and V_{CC2} voltages in the condition statement of the <i>Switching Characteristics—5-V V_{CC1} and V_{CC2} Supplies</i> table	15
Changed ISO722x to ISO7220 for all part numbers for the Channel-to-channel output skew parameter in each <i>Switching Characteristic</i> table	15

Revision N (September 2015) から Revision O に変更	Page
Changed the <i>Dissipation Characteristics</i> table to <i>Power Ratings</i> . Combined the <i>DIN VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics</i> table <i>IEC Package Characteristics</i> , and <i>IEC 60664-1 Ratings Table</i> in the <i>Insulation Specifications</i> table. Changed the <i>Regulatory Information</i> table to <i>Safety-Related Certifications</i>	8
Deleted the maximum surge voltage, 4000 V_{PK} for VDE in the <i>Safety-Related Certifications</i> table	10

• Changed the CSA information in the <i>Safety-Related Certifications</i> table	10
• 追加「ドキュメントの更新通知を受け取る方法」セクション	29
• 変更「静電気放電に関する注意事項」セクション	29

Revision M (October 2014) から Revision N に変更
Page

• ドキュメント全体を通してVDE認定を「DIN EN 60747-5-5 (VDE 0884-5)」から「DIN V VDE V 0884-10 (VDE V 0884-10):2006-12」に変更	1
• 「概略回路図」を高品質のバージョンに更新	1
• Changed the max value of the IN and OUT voltage from 6 to $V_{CC} + 0.5$ in the <i>Absolute Maximum Ratings</i> table	7
• Changed L(I01) MIN value from 4.8 to 4 in the <i>IEC Package Characteristics</i> table	9
• Added the JEDEC package dimensions note in the <i>IEC Package Characteristics</i> table	9
• Changed L(I01) MIN value from 4.8 to 4 in the <i>IEC Package Characteristics</i> table	9
• Added the DTI parameter to the <i>IEC Package Characteristics</i> table	9
• Changed the DTI test condition From: IEC 60112 / VDE 0303 Part 1 To: DIN EN 60112 (VDE 0303-11); IEC 60112	9
• Added = 150°C to insulation resistance test condition in the <i>DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics</i> table	9
• Added table row with input side $V_{CC} = X$ to the <i>ISO7220x or ISO7221x Function</i> table	25

Revision L (January 2012) から Revision M に変更
Page

• データシートのタイトルを「ISO722x デュアル・チャンネルのデジタル・アイソレータ」に変更	1
• 「熱に関する情報」表を変更、「ピン構成と機能」セクション、「取り扱い定格」表、「放熱定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
• 「特長」セクションを更新	1
• 「概要」の2番目の文に「VDE準拠で最高4000V _{PK} 」を追加	1
• Updated the <i>Regulatory Information</i> Table	7
• Added the min and max values to the Storage temperature parameter in the <i>Absolute Maximum Ratings</i> table	7
• Changed in ROC table Max col, V_{IH} row from VCC to 5.5	8
• Changed the L(I01) parameter name to external clearance (CLR) and L(I02) to external creepage (CPG). Also changed the input-to-output test voltage (V_{PR}) parameter name to apparent charge (q_{pd})	9
• Changed the Device Options table, Input Threshold column from ≠ symbol to ~ symbol 6 places	25
• 変更『絶縁の用語集』	29

Revision K (January 2010) から Revision L に変更
Page

• 「特長」を「3.3Vまたは5Vの電源で動作」から「2.8V (Cグレード)、3.3V、5Vの電源で動作」に変更	1
• 「特長」を「4000V _{peak} 絶縁、560V _{peak} V_{IORM} 」から、「IEC 60747-5-2 (VDE 0884, Rev2)に従い4000V _{PK} V_{IOTM} 、560V _{PK} V_{IORM} 」に変更	1
• Added device options to V_{CC} in the RECOMMENDED OPERATING CONDITIONS table	8
• Changed Note: (1) in the RECOMMENDED OPERATING CONDITIONS table	8
• Changed the CTI MIN value From: ≥175 V To: ≥400 V	9
• Updated the <i>Regulatory Information</i> table	10
• Changed I_{CC1} and I_{CC2} test conditions in the 5-V table	11
• Changed Table Note: (1)	11
• Changed I_{CC1} and I_{CC2} test conditions in the V_{CC1} at 5 V, V_{CC2} at 3.3 V table	12
• Changed Table Note: (1)	12
• Changed I_{CC1} and I_{CC2} test conditions in the V_{CC1} at 3.3 V, V_{CC2} at 5 V table	13

• Changed Table Note (1)	13
• Changed I_{CC1} and I_{CC2} test conditions in the V_{CC1} and V_{CC2} at 3.3 V table	14
• Changed Table Note (1)	14
• Added ELECTRICAL and Switching CHARACTERISTICS table for V_{CC1} and V_{CC2} at 2.8 V (ISO722xC-Only)	14
• Changed V_{CC} Undervoltage Threshold vs Free-Air Temperature	20
• Changed Failsafe Delay Time Test Circuit and Voltage Waveforms	22

Revision J (May 2009) から Revision K に変更 **Page**

• Changed the RECOMMENDED OPERATING CONDITIONS so that Note (2) is associated with all device options in the Input pulse width and Signaling rate	8
• Changed Note (2) From: Typical signaling rate under ideal conditions at 25°C. To: Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.	8
• Changed column 2 of the AVAILABLE OPTIONS table From: Signaling Rate To: Max Signaling Rate	25

Revision I (December 2008) から Revision J に変更 **Page**

• Changed ISO7221C Marked As column From: TI7221C To: I7221C in the AVAILABLE OPTIONS table	25
---	----

Revision H (May 2008) から Revision I に変更 **Page**

• 「特長」のUL 1577の箇条書き項目に「IEC 61010-1、IEC 60950-1、およびCSA承認済み」を追加	1
---	---

Revision G (March 2008) から Revision H に変更 **Page**

• Added Note: (1) to the RECOMMENDED OPERATING CONDITIONS table	8
• Added Note: (1) to the ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V table.....	11
• Added Note: (1) to the ELECTRICAL CHARACTERISTICS: V_{CC1} at 5 V, V_{CC2} at 3.3 V table	12
• Added Note (1): to the ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3 V, V_{CC2} at 5 V table	13
• Added Note (1): to the ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 V.....	14

Revision F (August 2007) から Revision G に変更 **Page**

• データシートに型番ISO7220BおよびISO7221Bを追加.....	1
• 「特長」一覧に5Mbpsの信号速度を追加	1
• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V table .	11
• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V_{CC1} at 5 V, V_{CC2} at 3.3 V table.....	12
• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V_{CC1} at 3.3 V, V_{CC2} at 5 V table.....	13
• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V_{CC1} and V_{CC2} at 3.3 V.....	14
• Added PROPAGATION DELAY vs FREE-AIR TEMPERATURE, ISO722xB, <i>Propagation Delay vs Free-Air Temperature, ISO722xB</i>	20
• Added Part Numbers ISO7220B and ISO7221B to the AVAILABLE OPTIONS table.....	25

Revision E (July 2007) から Revision F に変更 **Page**

• Added $t_{sk(pp)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION table	15
• Added $t_{sk(o)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} and V_{CC2} at 5-V OPERATION table.....	15
• Added $t_{sk(pp)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} at 5 V, V_{CC2} at 3.3 V OPERATION table.....	16

• Added $t_{sk(o)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} at 5 V, V_{CC2} at 3.3 V OPERATION table	16
• Added $t_{sk(pp)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} at 3.3 V, V_{CC2} at 5 V OPERATION table	17
• Added $t_{sk(o)}$ footnote to the SWITCHING CHARACTERISTICS: V_{CC1} at 3.3 V, V_{CC2} at 5 V OPERATION table	17
• Added $t_{sk(pp)}$ footnote to the SWITCHING CHARACTERISTICS table	18
• Changed 3.3- V_{RMS} Supply Current vs Signaling Rate - Re-scaled the Y-axis	20
• Changed 5- V_{RMS} Supply Current vs Signaling Rate - New Curves	20

Revision D (June 2007) から Revision E に変更	Page
---	-------------

• Changed 3.3- V_{RMS} Supply Current vs Signaling Rate - New Curves	20
• Changed 5- V_{RMS} Supply Current vs Signaling Rate - Re-scaled the Y-axis	20

Revision C (May 2007) から Revision D に変更	Page
--	-------------

• Changed <i>Typical ISO7220x Circuit Hook-Up</i> - Pin 2 (INA) label From: OUTPUT to INPUT	27
---	----

Revision B (May 2007) から Revision C に変更	Page
--	-------------

• Added the Signaling rate values to the RECOMMENDED OPERATING CONDITIONS table	8
• Changed the IEC 60664-1 RATINGS TABLE - Specification I-III test conditions From: Rated mains voltage ≤ 150 VRMS To: Rated mains voltage ≤ 300 VRMS. Added a row for the I-II specifications	9
• Added <i>ISO722xM Jitter vs Signaling Rate</i> cross reference to the Peak-to-peak eye-pattern jitter of the SWITCHING CHARACTERISTICS table	15
• Added <i>Time-Dependent Dielectric Breakdown Test Results</i>	27

Revision A (August 2006) から Revision B に変更	Page
---	-------------

• Added the TYPICAL CHARACTERISTIC CURVES to the data sheet.	20
• Added the PARAMETER MEASUREMENT INFORMATION to the data sheet	22
• Added the APPLICATION INFORMATION section to the data sheet	26
• 追加 データシートに『絶縁の用語集』セクション	29

2006年7月発行のものから更新	Page
-------------------------	-------------

• 「特長」のUL 1577の箇条書き項目から「およびCSA承認済み」を削除	1
• Added option A to the AVAILABLE OPTIONS table	25



5 説明 (続)

容量が小さく、その結果として時定数も小さいため、高速な動作が可能で、0Mbps (DC)から150Mbpsまでの信号速度に対応できます(ラインの信号速度は、1秒あたりの電圧遷移回数で、bps単位で表されます)。Aオプション、Bオプション、Cオプションのデバイスは、入力にTTL入力しきい値とノイズ・フィルタが存在し、遷移パルスがデバイスの出力に渡されることを防止します。MオプションのデバイスにはCMOS $V_{CC}/2$ 入力しきい値が存在し、入力ノイズ・フィルタが存在しないため、追加の伝搬遅延が発生しません。

ISO7220xおよびISO7221xファミリのデバイスは2.8V (Cグレード)、3.3V、5V、またはいずれかの組み合わせの2つの電源電圧を必要とします。2.8Vまたは3.3V電源で動作するとき、すべての入力は5V許容で、すべての出力は4mA CMOSです。

ISO7220xおよびISO7221xファミリのデバイスは、 $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$ の周囲温度範囲で動作が規定されています。

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION	
NAME	ISO7220x			ISO7221x
INA	2	7	I	Input, channel A
INB	3	3	I	Input, channel B
GND1	4	4	—	Ground connection for V_{CC1}
GND2	5	5	—	Ground connection for V_{CC2}
OUTA	7	2	O	Output, channel A
OUTB	6	6	O	Output, channel B
V_{CC1}	1	1	—	Power supply, V_{CC1}
V_{CC2}	8	8	—	Power supply, V_{CC2}

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V_{CC} Supply voltage ⁽²⁾ , V_{CC1} , V_{CC2}	−0.5	6	V
V_I Voltage at IN, OUT	−0.5	$V_{CC} + 0.5$ ⁽³⁾	V
I_O Output current	−15	15	mA
T_J Maximum junction temperature		170	°C
T_{stg} Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These ratings are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground pin and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

7.2 ESD Ratings

	VALUE	UNIT	
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±4000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V
	Machine Model, ANSI/ESDS5.2-1996	±200	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage ⁽¹⁾ , V _{CC1} , V _{CC2}	ISO722xA, ISO722xB, ISO722xM	3	5.5	V	
		ISO722xC	2.8	5.5		
I _{OH}	High-level output current	-4			mA	
I _{OL}	Low-level output current			4	mA	
t _{ui}	Input pulse width ⁽²⁾	ISO722xA	1	0.67	μs	
		ISO722xB	200	100	ns	
		ISO722xC	40	33		
		ISO722xM	6.67	5		
1/t _{ui}	Signaling rate ⁽²⁾	ISO722xA	0	1500	1000	kbps
		ISO722xB	0	10	5	Mbps
		ISO722xC	0	30	25	
		ISO722xM	0	200	150	
V _{IH}	High-level input voltage	ISO722xA, ISO722xB, ISO722xC	2	5.5	V	
V _{IL}	Low-level input voltage	ISO722xA, ISO722xB, ISO722xC	0	0.8	V	
V _{IH}	High-level input voltage	ISO722xM	0.7 V _{CC}	V _{CC}	V	
V _{IL}	Low-level input voltage	ISO722xM	0	0.3 V _{CC}	V	
T _J	Junction temperature		-40	150	°C	
H	External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification			1000	A/m	

- (1) For the 5-V operation, V_{CC1} or V_{CC2} is specified from 4.5 V to 5.5 V.
 For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.
 For the 2.8-V operation, V_{CC1} or V_{CC2} is specified at 2.8 V.
- (2) Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO7220x ISO7221x	UNIT	
		D (SOIC)		
		8 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	Low-K Thermal Resistance ⁽²⁾	212	°C/W
		High-K Thermal Resistance	122	
R _{θJC(top)}	Junction-to-case (top) thermal resistance		69.1	°C/W
R _{θJB}	Junction-to-board thermal resistance		47.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter		15.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter		47.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).
- (2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

7.5 Power Ratings

V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, C_L = 15 pF, Input a 150 Mbps 50% duty cycle square wave

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Device power dissipation, ISO722xM			390	mW

7.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	0.008	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	400	V
	Material group		II	
	Overvoltage category	Rated mains voltage $\leq 150 V_{RMS}$	I-IV	
		Rated mains voltage $\leq 300 V_{RMS}$	I-III	
		Rated mains voltage $\leq 400 V_{RMS}$	I-II	
DIN VDE V 0884-11:2017-01⁽²⁾				
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V_{PK}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ $t = 60$ s (qualification), $t = 1$ s (100% production)	4000	V_{PK}
q_{pd}	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	pC
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.3 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.5 \times V_{IORM}$, $t_m = 1$ s	≤ 5	
C_{IO}	Barrier capacitance, input to output ⁽⁴⁾	$V_{IO} = 0.4 \sin(4E6\pi t)$	1	pF
R_{IO}	Isolation resistance, input to output ⁽⁴⁾	$V_{IO} = 500$ V, $T_A = 25^\circ\text{C}$	$>10^{12}$	Ω
		$V_{IO} = 500$ V, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$>10^{11}$	
		$V_{IO} = 500$ V at $T_S = 150^\circ\text{C}$	$>10^9$	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V_{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 2500 V_{RMS}$, $t = 60$ s (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 3000 V_{RMS}$, $t = 1$ s (100% production)	2500	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

7.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN VDE V 0884-11:2017-01 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified according to IEC 60950-1 and IEC 62368-1	Recognized under UL 1577 Component Recognition Program
Basic Insulation Maximum Transient Overvoltage, 4000 V _{PK} ; Maximum Repetitive Peak Isolation Voltage, 560 V _{PK}	2000 V _{RMS} Isolation rating 400 V _{RMS} Basic insulation and 148 V _{RMS} Reinforced insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed. +A1+A2. 300 V _{RMS} Basic insulation working voltage per CSA 62369-1-14 and IEC 62368-1:2014 Ed. 2.	Single protection, 2500 V _{RMS}
Certificate number: 40047657	Master contract number: 220991	File number: E181974

7.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety input, output, or supply current	R _{θJA} = 212°C/W, V _I = 5.5 V, T _J = 170°C, T _A = 25°C, see Figure 1			124	mA
	R _{θJA} = 212°C/W, V _I = 3.6 V, T _J = 170°C, T _A = 25°C, see Figure 1			190	
T _S Safety temperature				150	°C

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

7.9 Electrical Characteristics—5-V V_{CC1} and V_{CC2} Supplies

 V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC1}	V_{CC1} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		1	2	mA
		ISO7221 quiescent, $V_I = V_{CC}$ or 0 V, no load		8.5	17	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		2	3	mA
		ISO7221A, ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	
		ISO7220C, ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		4	9	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	
I_{CC2}	V_{CC2} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		16	31	mA
		ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		8.5	17	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		17	32	mA
		ISO7221A, ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	
		ISO7220C, ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		20	34	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.8$	4.6		V
		$I_{OH} = -20$ μ A, See Figure 14	$V_{CC} - 0.1$	5		
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA, See Figure 14		0.2	0.4	V
		$I_{OL} = 20$ μ A, See Figure 14		0	0.1	
$V_{I(HYS)}$	Input voltage hysteresis			150		mV
I_{IH}	High-level input current	IN from 0 V to V_{CC}			10	μ A
I_{IL}	Low-level input current	IN from 0 V to V_{CC}	-10			μ A
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	25	50		kV/ μ s

7.10 Electrical Characteristics—5-V V_{CC1} and 3.3-V V_{CC2} Supply

V_{CC1} at 5 V \pm 10%, V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC1} V_{CC1} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		1	2	mA
	ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		8.5	17	
	ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		2	3	mA
	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	
	ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		4	9	mA
	ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	
I_{CC2} V_{CC2} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		8	18	mA
	ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
	ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		9	19	mA
	ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	
	ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		10	20	mA
	ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	
V_{OH} High-level output voltage	ISO7220x, ISO7221x (3.3-V side), $I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.4$		V	
	ISO7221x (5-V side), $I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.8$			
	All devices, $I_{OH} = -20$ μ A, See Figure 14	$V_{CC} - 0.1$			
V_{OL} Low-level output voltage	$I_{OL} = 4$ mA, See Figure 14			0.4	V
	$I_{OL} = 20$ μ A, See Figure 14			0.1	
$V_{I(HYS)}$ Input voltage hysteresis			150		mV
I_{IH} High-level input current	IN from 0 V to V_{CC}			10	μ A
I_{IL} Low-level input current	IN from 0 V to V_{CC}	-10			μ A
C_I Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(4E6\pi t)$		1		pF
CMTI Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	15	40		kV/ μ s

7.11 Electrical Characteristics—3.3-V V_{CC1} and 5-V V_{CC2} Supply

 V_{CC1} at 3.3 V \pm 10%, V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC1}	V_{CC1} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		0.6	1	mA
		ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		1	2	mA
		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		2	4	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	
I_{CC2}	V_{CC2} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		16	31	mA
		ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		8.5	17	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		18	32	mA
		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		10	18	
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		20	34	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		12	22	
V_{OH}	High-level output voltage	ISO7220x and ISO7221x (5-V side), $I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.8$		V	
		ISO7221x (3.3-V side), $I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.4$			
		All devices, $I_{OH} = -20$ μ A, See Figure 14	$V_{CC} - 0.1$			
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA, See Figure 14			0.4	
		$I_{OL} = 20$ μ A, See Figure 14		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			150	mV	
I_{IH}	High-level input current	IN from 0 V or V_{CC}			10	μ A
I_{IL}	Low-level input current	IN from 0 V or V_{CC}	-10			μ A
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	15	40		kV/ μ s

7.12 Electrical Characteristics—3.3-V V_{CC1} and V_{CC2} Supplies

V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC1}	V_{CC2} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		0.6	1	mA
		ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		1	2	mA
		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		2	4	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	
I_{CC2}	V_{CC2} supply current	ISO7220x quiescent, $V_I = V_{CC}$ or 0 V, no load		8	18	mA
		ISO7221x quiescent, $V_I = V_{CC}$ or 0 V, no load		4.3	9.5	
		ISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal, no load		9	19	mA
		ISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal, no load		5	11	
		ISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock signal, no load		10	20	mA
		ISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock signal, no load		6	12	
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.4$	3	V	
		$I_{OH} = -20$ μ A, See Figure 14	$V_{CC} - 0.1$	3.3		
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA, See Figure 14		0.2		0.4
		$I_{OL} = 20$ μ A, See Figure 14		0		0.1
$V_{I(HYS)}$	Input voltage hysteresis			150	mV	
I_{IH}	High-level input current	IN from 0 V or V_{CC}			10	μ A
I_{IL}	Low-level input current	IN from 0 V or V_{CC}	-10			μ A
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	15	40		kV/ μ s

(1) For the 3.3-V operation, V_{CC1} or V_{CC2} is specified from 3 V to 3.6 V.

7.13 Electrical Characteristics—2.8-V V_{CC1} and V_{CC2} Supplies

V_{CC1} and V_{CC2} at 2.8 V (over recommended operating conditions unless otherwise noted.) 2.8-V operation is only specified for ISO722xC with production screening starting in January 2012. The first two digits of the Lot Trace Code (YMSLLLLG4) written on top of each device can be used to identify year and month of production respectively.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC1}	V_{CC1} supply current	ISO7220C quiescent, $V_I = V_{CC}$ or 0 V, no load		0.4	0.9	mA
		ISO7221C quiescent, $V_I = V_{CC}$ or 0 V, no load		3.7	7.5	
		ISO7220C 25 Mbps, 12.5-MHz input clock signal, no load		1.5	3.5	mA
		ISO7221C 25 Mbps, 12.5-MHz input clock signal, no load		4.5	10	
I_{CC2}	V_{CC2} supply current	ISO7220C quiescent, $V_I = V_{CC}$ or 0 V, no load		6.8	15	mA
		ISO7221C quiescent, $V_I = V_{CC}$ or 0 V, no load		3.7	7.5	
		ISO7220C 25 Mbps, 12.5-MHz input clock signal, no load		9	17	mA
		ISO7221C 25 Mbps, 12.5-MHz input clock signal, no load		4.5	10	
V_{OH}	High-level output voltage	$I_{OH} = -4$ mA, See Figure 14	$V_{CC} - 0.6$	2.55	V	
		$I_{OH} = -20$ μ A, See Figure 14	$V_{CC} - 0.1$	2.8		
V_{OL}	Low-level output voltage	$I_{OL} = 4$ mA, See Figure 14		0.25		0.6
		$I_{OL} = 20$ μ A, See Figure 14		0		0.1
$V_{I(HYS)}$	Input voltage hysteresis			150	mV	
I_{IH}	High-level input current	IN from 0 V or V_{CC}			10	μ A
I_{IL}	Low-level input current	IN from 0 V or V_{CC}	-10			μ A
C_I	Input capacitance to ground	IN at V_{CC} , $V_I = 0.4 \sin(4E6\pi t)$		1		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 16	10	30		kV/ μ s

7.14 Switching Characteristics—5-V V_{CC1} and V_{CC2} Supplies

V_{CC1} and V_{CC2} at 5 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay	ISO722xA, see Figure 14	280	405	600	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	18	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xB, see Figure 14	42	55	70	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	3	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xC, see Figure 14	22	32	42	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	2	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xM, see Figure 14	6	10	16	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		0.5	1	ns	
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾	ISO722xA			180	ns
		ISO722xB			17	
		ISO722xC			10	
		ISO722xM			3	
$t_{sk(o)}$	Channel-to-channel output skew ⁽³⁾	ISO7220A		3	15	ns
		ISO7220B		0.6	3	
		ISO7220C, ISO7220M		0.2	1	
t_r	Output signal rise time	See Figure 14		1		ns
t_f	Output signal fall time			1		ns
t_{fs}	Failsafe output delay time from input power loss	See Figure 15		3		μ s
$t_{jit(pp)}$	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17 , Figure 13		1		ns
		ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		

- (1) Also referred to as pulse skew.
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

7.15 Switching Characteristics—5-V V_{CC1} and 3.3-V V_{CC2} Supply

V_{CC1} at 5 V \pm 10%, V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay	ISO722xA, see Figure 14	285	410	585	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	18	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xB, see Figure 14	45	58	75	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	3	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xC, see Figure 14	25	36	48	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		1	2	ns	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xM, see Figure 14	7	12	20	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$		0.5	1	ns	
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾	ISO722xA			180	ns
		ISO722xB			17	
		ISO722xC			10	
		ISO722xM			5	
$t_{sk(o)}$	Channel-to-channel output skew ⁽³⁾	ISO7220A		3	15	ns
		ISO7220B		0.6	3	
		ISO7220C, ISO7220M		0.2	1	
t_r	Output signal rise time	See Figure 14		2		ns
t_f	Output signal fall time			2		ns
t_{fs}	Failsafe output delay time from input power loss	See Figure 15		3		μ s
$t_{jit(pp)}$	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17 , Figure 13		1		ns
		ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		

- (1) Also referred to as pulse skew.
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

7.16 Switching Characteristics—3.3-V_{CC1} and 5-V V_{CC2} Supplies

V_{CC1} at 3.3 V ± 10%, V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	ISO722xA, see Figure 14	285	395	605	ns
PWD	Pulse-width distortion t _{PHL} – t _{PLH} ⁽¹⁾			1	22	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO722xB, see Figure 14	45	58	75	ns
PWD	Pulse-width distortion t _{PHL} – t _{PLH} ⁽¹⁾			1	4	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO722xC, see Figure 14	25	36	48	ns
PWD	Pulse-width distortion t _{PHL} – t _{PLH} ⁽¹⁾			1	3	ns
t _{PLH} , t _{PHL}	Propagation delay	ISO722xM, see Figure 14	7	12	21	ns
PWD	Pulse-width distortion t _{PHL} – t _{PLH} ⁽¹⁾			0.5	1	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾	ISO722xA			190	ns
		ISO722xB			17	
		ISO722xC			10	
		ISO722xM			5	
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾	ISO7220A		3	15	ns
		ISO7220B		0.6	3	
		ISO7220C, ISO7220M		0.2	1	
t _r	Output signal rise time	See Figure 14		1		ns
t _f	Output signal fall time			1		ns
t _{fs}	Failsafe output delay time from input power loss	See Figure 15		3		μs
t _{jit(pp)}	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, see Figure 17 , Figure 13		1		ns
		ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, see Figure 17		2		

- (1) Also referred to as pulse skew.
- (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) t_{sk(o)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

7.17 Switching Characteristics—3.3-V V_{CC1} and V_{CC2} Supplies

V_{CC1} and V_{CC2} at 3.3 V \pm 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay	ISO722xA, see Figure 14	290	400	610	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$			1	22	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xB, see Figure 14	46	62	78	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$			1	4	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xC, see Figure 14	26	40	52	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$			1	3	
t_{PLH} , t_{PHL}	Propagation delay	ISO722xM, see Figure 14	8	16	25	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$			0.5	1	
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾	ISO722xA			190	ns
		ISO722xB			17	
		ISO722xC			10	
		ISO722xM			5	
$t_{sk(o)}$	Channel-to-channel output skew ⁽³⁾	ISO7220A		3	15	ns
		ISO7220B		0.6	3	
		ISO7220C, ISO7220M		0.2	1	
t_r	Output signal rise time	See Figure 14		2		ns
t_f	Output signal fall time			2		
t_{fs}	Failsafe output delay time from input power loss	See Figure 15		3		μ s
$t_{jit(pp)}$	Peak-to-peak eye-pattern jitter	ISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same polarity input, both channels, See Figure 17, Figure 13		1		ns
		ISO722xM, 150 Mbps unrestricted bit run length data input, both channels, See Figure 17		2		

- (1) Also referred to as pulse skew.
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

7.18 Switching Characteristics—2.8-V V_{CC1} and V_{CC2} Supplies

V_{CC1} and V_{CC2} at 2.8 V (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL}	Propagation delay	ISO722xC, see Figure 14	26	45	65	ns
PWD	Pulse-width distortion $ t_{PHL} - t_{PLH} ^{(1)}$			1.5	5	
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾	ISO722xC			12	ns
$t_{sk(o)}$	Channel-to-channel output skew ⁽³⁾	ISO7220C		0.2	5	ns
t_r	Output signal rise time	See Figure 14		2		ns
t_f	Output signal fall time			2		
t_{fs}	Failsafe output delay time from input power loss	See Figure 15		4.6		μ s

- (1) Also referred to as pulse skew.
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3) $t_{sk(o)}$ is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

7.19 Insulation Characteristics Curves




Figure 1. Thermal Derating Curve for Limiting Current per VDE

7.20 Typical Characteristics




Figure 2. 3.3- V_{RMS} Supply Current vs Signaling Rate (Mbps)




Figure 3. 5- V_{RMS} Supply Current vs Signaling Rate (Mbps)




Figure 4. Propagation Delay vs Free-Air Temperature, ISO722xA




Figure 5. Propagation Delay vs Free-Air Temperature, ISO722xB




Figure 6. Propagation Delay vs Free-Air Temperature, ISO722xC




Figure 7. Propagation Delay vs Free-Air Temperature, ISO722xM

Typical Characteristics (continued)




Figure 8. ISO722xA, ISO722xB and ISO722xC Input Voltage Low-to-High Switching Threshold vs Free-Air Temperature




Figure 9. ISO722xM Input Voltage High-to-Low vs Free-Air Temperature




Figure 10. V_{CC} Undervoltage Threshold vs Free-Air Temperature




Figure 11. High-Level Output Current vs High-Level Output Voltage




Figure 12. Low-Level Output Current vs Low-Level Output Voltage






Figure 13. ISO722xM Jitter vs Signaling Rate

8 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns, $Z_O = 50 \Omega$.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 14. Switching Characteristic Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 15. Failsafe Delay Time Test Circuit and Voltage Waveforms




Copyright © 2016, Texas Instruments Incorporated

- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 16. Common-Mode Transient Immunity Test Circuit

Parameter Measurement Information (continued)



NOTE: PRBS bit pattern run length is $2^{16} - 1$. Transition time is 800 ps.

Figure 17. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform


9 Detailed Description

9.1 Overview

The isolator in the [Functional Block Diagram](#) is based on a capacitive isolation barrier technique. The I/O channel of the ISO7220x and ISO7221x family of devices consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high-frequency to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

Table 1 provides an overview of the device features.

Table 1. Device Features

PART NUMBER	MAXIMUM SIGNALING RATE	INPUT THRESHOLD	CHANNEL DIRECTION
ISO7220A	1 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	Same direction
ISO7220B	5 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	
ISO7220C	25 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	
ISO7220M	150 Mbps	$V_{CC}/2$ (CMOS)	
ISO7221A	1 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	Opposite directions
ISO7221B	5 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	
ISO7221C	25 Mbps	≈ 1.5 V (TTL) (CMOS compatible)	
ISO7221M	150 Mbps	$V_{CC}/2$ (CMOS)	

9.4 Device Functional Modes

The ISO7220x and ISO7221x family of devices functional modes are listed in Table 2.

Table 2. ISO7220x or ISO7221x Function Table⁽¹⁾

INPUT SIDE V_{CC}	OUTPUT SIDE V_{CC}	INPUT (IN)	OUTPUT (OUT)
PU	PU	H	H
		L	L
		Open	H
PD	PU	X	H
X	PD	X	Undetermined

(1) PU = Powered Up ($V_{CC} \geq 3.0$ V), PD = Powered Down ($V_{CC} \leq 2.5$ V), X = Irrelevant, H = High Level, L = Low Level




Figure 18. Device I/O Schematics

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The ISO7220x and ISO7221x family devices use single-ended TTL or CMOS-logic switching technology. The supply voltage range is from 3 V (2.8 V for C-grade) to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

10.2 Typical Application

The ISO7221x family of devices can be used with Texas Instruments' mixed signal micro-controller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4- to 20-mA current loop.




Figure 19. Isolated 4- to 20-mA Current Loop

10.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias (or limit current), the ISO7220x and ISO7221x devices require only two external bypass capacitors to operate.

Typical Application (continued)

10.2.2 Detailed Design Procedure

Figure 20 and Figure 21 show the hookup of a typical ISO7220x and ISO7221x circuit. The only external components are two bypass capacitors.




Figure 20. Typical ISO7220x Circuit Hook-Up




Figure 21. Typical ISO7221x Circuit Hook-Up

10.2.3 Application Curve

At maximum working voltage, the isolation barrier of the ISO7220x and ISO7221x family of devices has more than 28 years of life.




Figure 22. Time-Dependent Dielectric Breakdown Test Results

11 Power Supply Recommendations

To help ensure reliable operation at all data rates and supply voltages, a 0.1- μF bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 device. For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies](#).

12 Layout

12.1 Layout Guidelines

A minimum of four layers are required to accomplish a low EMI PCB design (see [Figure 23](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Route the high-speed traces on the top layer to avoid the use of vias (and the introduction of the inductances) and allow for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Place a solid ground plane next to the high-speed signal layer to establish controlled impedance for transmission line interconnects and provide an excellent low-inductance path for the return current flow.
- Place the power plane next to the ground plane to create additional high-frequency bypass capacitance of approximately 100 pF/in².
- Route the slower speed control signals on the bottom layer to allow for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. Adding a second plane system to the stack makes the stack mechanically stable and prevents it from warping. The power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

12.2 Layout Example




Figure 23. Recommended Layer Stack

13 デバイスおよびドキュメントのサポート

13.1 デバイス・サポート

13.1.1 開発サポート

開発サポートについては、次の資料を参照してください。

- [DALI DMX512 と電力線通信を使用したAC電源LEDライティングのリファレンス・デザイン](#)
- [産業用サーボ・ドライブとACインバータ・ドライブのリファレンス・デザイン](#)
- [低コスト単相/二相絶縁電気測定回路のリファレンス・デザイン](#)
- [ノイズ耐性のある静電容量式タッチHMIのリファレンス・デザイン](#)
- [Type 2 PoE PSE、6kVの雷サージのリファレンス・デザイン](#)

13.2 ドキュメントのサポート

13.2.1 関連資料

関連資料については、以下を参照してください。

- [テキサス・インスツルメンツ、『DAC161P997 シングル・ワイヤの4~20mAループ用16ビットDAC』データシート](#)
- [テキサス・インスツルメンツ、『デジタル・アイソレータ設計ガイド』](#)
- [テキサス・インスツルメンツ、『ISO72xファミリのデジタル・アイソレータの高電圧寿命』アプリケーション・レポート](#)
- [テキサス・インスツルメンツ、『絶縁の用語集』](#)
- [テキサス・インスツルメンツ、『MSP430G2x32 ミクスト・シグナル・マイクロコントローラ』データシート](#)
- [テキサス・インスツルメンツ、『SN6501 絶縁電源用の変圧器ドライバ』データシート](#)
- [テキサス・インスツルメンツ、『TPS763xx 低消費電力、150mA、低ドロップアウトのリニア・レギュレータ』データシート](#)

13.3 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 3. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
ISO7220A	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7220B	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7220C	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7220M	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7221A	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7221B	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7221C	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
ISO7221M	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

13.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

コミュニティ・リソース (continued)

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

13.6 商標

E2E is a trademark of Texas Instruments.
DeviceNet is a trademark of Open DeviceNet Vendors Association.
Profibus is a trademark of Profibus.
All other trademarks are the property of their respective owners.

13.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.8 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7220ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220A	Samples
ISO7220BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220B	Samples
ISO7220CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220C	Samples
ISO7220MDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7220MDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7220M	Samples
ISO7221ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221A	Samples
ISO7221BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221B	Samples
ISO7221CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221C	Samples
ISO7221MDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I7221M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7220A, ISO7221A, ISO7221C :

- Automotive : [ISO7220A-Q1](#), [ISO7221A-Q1](#), [ISO7221C-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7220ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7220MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7221MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7220ADR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7220BDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7220CDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7220MDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7221ADR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7221BDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7221CDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7221MDR	SOIC	D	8	2500	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO7220AD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220ADG4	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220BD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220BDG4	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220CD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220MD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7220MDG4	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221AD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221ADG4	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221BD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221CD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221CDG4	D	SOIC	8	75	505.46	6.76	3810	4
ISO7221MD	D	SOIC	8	75	505.46	6.76	3810	4



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated