













LM139A-MIL JAJSDB9-JUNE 2017

LM139A-MIL クワッド差動コンパレータ

特長

- 広い電源電圧範囲
 - 単一電源: 2V~36V (30Vでテスト)
 - デュアル電源: ±1V~±18V (±15Vでテスト)
- 電源電圧に影響されない低い電源消費電流: 0.8mA (標準値)
- 低い入力バイアス電流: 25nA (標準値)
- 低い入力オフセット電圧: 2mV (標準値)
- 同相入力電圧範囲にグランドが含まれる
- 差動入力電圧範囲が最大定格電源電圧と同じ: ±36V
- 低い出力飽和電圧
- TTL、MOS、CMOS互換出力
- MIL-PRF-38535準拠の製品については、特に記述 のない限り、すべてのパラメータはテスト済みで す。

他のすべての製品については、量産プロセスにす べてのパラメータのテストが含まれているとは限 りません。

2 アプリケーション

- 産業用
- オートモーティブ(車載)
 - インフォテインメントおよびクラスタ
 - 車体制御モジュール
- 電源監視
- 発振器
- ピーク検出器
- 論理電圧変換

3 概要

LM139A-MILデバイスは4つの独立した電圧コンパレータ で構成され、広い電圧範囲の単一電源で動作するよう設 計されています。デュアル電源での動作も可能です。この 場合、2つの電源の差が2V~36Vで、V_{CC}が入力同相電 圧よりも1.5V以上高いことが条件です。消費電流は、電源 電圧に依存しません。出力を他のオープン・コレクタ出力 に接続し、ワイヤードAND関係を構築できます。

LM139A-MILデバイスは、軍事用温度範囲-55℃~ +125℃全体での動作が規定されています。

製品情報(1)

型番	パッケージ	本体サイズ(公称)		
	CDIP (14)	21.30mm×7.60mm		
	LCCC (20)	8.90mm×8.90mm		
LM139A-MIL	CFP (14)	9.20mm×6.29mm		
	SOIC (14)	8.70mm×3.90mm		
	PDIP (14)	19.30mm×6.40mm		

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。

概略回路図







目次

1	特長1		7.3 Feature Description	7
2	アプリケーション1		7.4 Device Functional Modes	7
3	概要1	8	Application and Implementation	8
4	改訂履歴		8.1 Application Information	8
5	Pin Configuration and Functions		8.2 Typical Application	8
6	Specifications	9	Power Supply Recommendations	10
Ū	6.1 Absolute Maximum Ratings 4	10	Layout	10
	6.2 ESD Ratings		10.1 Layout Guidelines	10
	6.3 Recommended Operating Conditions		10.2 Layout Example	10
	6.4 Thermal Information	11	デバイスおよびドキュメントのサポート	11
	6.5 Electrical Characteristics 5		11.1 ドキュメントの更新通知を受け取る方法	11
	6.6 Switching Characteristics		11.2 コミュニティ・リソース	11
	6.7 Typical Characteristics		11.3 商標	11
7	Detailed Description 7		11.4 静電気放電に関する注意事項	11
-	7.1 Overview		11.5 Glossary	11
	7.2 Functional Block Diagram	12	メカニカル、パッケージ、および注文情報	11
	5			


4 改訂履歴


日付	改訂内容	注
2017年6月	*	初版





5 Pin Configuration and Functions





NC = no internal connection.

Pin Functions

				riii Fuliciiolis		
	PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME	D, J, W, N	FK	1,0	DESCRIPTION		
1IN+	7	10	ı	Positive input pin of the comparator 1		
1IN-	6	9	ı	Negative input pin of the comparator 1		
1OUT	1	2	0	Output pin of the comparator 1		
2IN+	5	8	I	Positive input pin of the comparator 2		
2IN-	4	6	I	Negative input pin of the comparator 2		
2OUT	2	3	0	Output pin of the comparator 2		
3IN+	9	13	ı	Positive input pin of the comparator 3		
3IN-	8	12	ı	Negative input pin of the comparator 3		
3OUT	14	20	0	Output pin of the comparator 3		
4IN+	11	16	I	Positive input pin of the comparator 4		
4IN-	10	14	ı	Negative input pin of the comparator 4		
4OUT	13	19	0	Output pin of the comparator 4		
GND	12	18	_	Ground		
V _{CC}	3	4	_	Supply pin		
		1				
		5				
NO		7		No second (se falored second fae)		
NC	_	11	_	No connect (no internal connection)		
		15				
		17				

(1) I = Input, O = Output

JAJSDB9 – JUNE 2017 www.ti.com

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT			
V _{CC}	Supply voltage ⁽²⁾	Supply voltage ⁽²⁾						
V _{ID}	Differential input voltage (3)			±36	V			
VI	Input voltage range (either input)		-0.3	36	V			
I _K	Input current ⁽⁴⁾		-50	mA				
Vo	Output voltage		36	V				
Io	Output current			20	mA			
	Duration of output short circuit to ground ⁽⁵⁾		Unlir	nited				
TJ	Operating virtual-junction temperature			150	°C			
	Case temperature for 60 s	FK package		260	°C			
	Lead temperature 1.6 mm (1/16 in) from case for 60 s	J package		300	°C			
T _{stg}	Storage temperature	-65	150	°C				

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground.
- 3) Differential voltages are at xIN+ with respect to xIN-.
- (4) Input current flows through parasitic diode to ground and will turn on parasitic transistors that will increase I_{CC} and may cause output to be incorrect. Normal operation resumes when input is removed.
- (5) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	V
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2	30	V
TJ	Junction temperature	-55	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		LM139A-MIL					
	I HERMAL METRIC '	D (SOIC)	N (PDIP)	J (CDIP)	W (CFP)	FK (LCCC)	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.8	79	89.5	156.2	82.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.3	73.4	46.1	86.7	60.7	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.7	58.7	78.7	154.6	59.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	25.7	48.3	3	56.5	53	°C/W	
ΨЈВ	Junction-to-board characterization parameter	59.3	58.5	71.8	133.5	58.4	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	24.2	14.3	9.7	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



www.ti.com JAJSDB9-JUNE 2017

6.5 Electrical Characteristics

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	Ti	EST CONDITIONS	;(1)	MIN	TYP	MAX	UNIT
		$V_{CC} = 5 \text{ V to } 30$	$V_{CC} = 5 \text{ V to } 30 \text{ V},$			1	2	
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR} min,$ $V_{O} = 1.4 V$		$T_A = -55$ °C to +125°C			4	mV
	Input offeet current	V = 1.4.V		$T_A = 82.5$		3	25	nA
I _{IO}	Input offset current	$V_0 = 1.4 \text{ V}$		$T_A = 60.7$			100	ΠA
	Input bias current	V _O = 1.4 V		$T_A = 59.4$		-25	-100	nA
I _{IB}	input bias current	V _O = 1.4 V		$T_A = 53$			-300	IIA
V	Common-mode input-voltage			$T_A = 58.4$	$V_{CC} - 1.5$			V
V _{ICR}	range (2)			T _A = 9.7	0 to V _{CC} - 2			V
A_{VD}	Large-signal differential-voltage amplification	$V_{CC+} = \pm 7.5 \text{ V},$ $V_{O} = -5 \text{ V to } 5$	$V_{CC+} = \pm 7.5 \text{ V},$ $V_{O} = -5 \text{ V to 5 V}$		50	200		V/mV
			$V_{OH} = 5 V$	$T_A = 25^{\circ}C$		0.1		nA
I _{OH}	High-level output current	$V_{ID} = 1 V$	V _{OH} = 30 V	T _A = -55°C to +125°C			1	μΑ
				T _A = 25°C		150	400	
V _{OL}	Low-level output voltage	$V_{ID} = -1 V$,	$I_{OL} = 4 \text{ mA}$	T _A = -55°C to +125°C			700	mV
I _{OL}	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	T _A = 25°C	6	16		mA
I _{CC}	Supply current (four comparators)	V _O = 2.5 V,	No load	T _A = 25°C		0.8	2	mA

6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V. } T_{\Lambda} = 25^{\circ}\text{C}$

100 - 1, 1A = -				
PARAMETER	TEST CON	TYP	UNIT	
Response time	R_L connected to 5 V through 5.1 k Ω ,	100-mV input step with 5-mV overdrive	1.3	
	$C_L = 15 \text{ pF}^{(1)(2)}$	TTL-level input step	0.3	μS

 C_L includes probe and jig capacitance.

(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

 ⁽¹⁾ All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
 (2) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode must not be allowed to go negative by more than 0.3 V. mode voltage range is $V_{CC+} - 1.5$ V; however, one input can exceed V_{CC} , and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

JAJSDB9 – JUNE 2017 www.ti.com

TEXAS INSTRUMENTS

6.7 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage




Figure 2. Input Bias Current vs Supply Voltage




Figure 3. Output Saturation Voltage




Figure 4. Response Time for Various Overdrives

Negative Transition




Figure 5. Response Time for Various Overdrives
Positive Transition



JAJSDB9-JUNE 2017 www.ti.com

Detailed Description

Overview

The LM139A-MIL is a quad comparator with the ability to operate up to an absolute maximum of 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range (2 V up to 32 V), low Iq, and fast response of the device.

The open-drain output allows the user to configure the output logic low voltage (V_{OL}) and allows the comparator to be used in AND functionality.

7.2 Functional Block Diagram




Figure 6. Schematic (Each Comparator)

7.3 Feature Description

The comparator consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input commonmode voltage capability, allowing the comparator to accurately function from ground to (V_{CC} - 1.5 V) differential input. Allow for $(\dot{V}_{CC} - 2 \text{ V})$ at cold temperature.

The output consists of an open-collector NPN (pulldown or low-side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The VOL is resistive and scales with the output current. See the Specifications section for Vol values with respect to the output current.

Device Functional Modes

7.4.1 Voltage Comparison

The comparator operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

TEXAS INSTRUMENTS

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

8.1 Application Information

Typically, a comparator compares either a single signal to a reference, or to two differnt signals. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LM139A-MIL optimal for level shifting to a higher or lower voltage.

8.2 Typical Application




Figure 7. Single-ended and Differential Comparator Configurations

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0 V to Vsup-1.5 V
Supply Voltage	4.5 V to V _{CC} maximum
Logic Supply Voltage	0 V to V _{CC} maximum
Output Current (R _{PULLUP})	1 µA to 4 mA
Input Overdrive Voltage	100 mV
Reference Voltage	2.5 V
Load Capacitance (C _L)	15 pF

Table 1. Design Parameters

8.2.2 Detailed Design Procedure

When using the LM139A-MIL in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- · Output and drive current
- Response time

8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common-mode voltage range (V_{ICR}) must be taken in to account. If temperature operation is above or below 25°C the V_{ICR} can range from 0 V to V_{CC} - 2 V. This limits the input voltage range to as high as V_{CC} - 2 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.



www.ti.com JAJSDB9 – JUNE 2017

The following list describes the outcomes of some input voltage situations.

- When both IN- and IN+ are both within the common-mode range:
 - If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

8.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). To make an accurate comparison, the overdrive voltage (V_{OD}) must be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8 and Figure 9 show positive and negative response times with respect to overdrive voltage.

8.2.2.3 Output and Drive Current

Output current is determined by the load and pullup resistance and logic and pullup voltage. The output current produces a low-level output voltage (V_{OL}) from the comparator, where V_{OL} is proportional to the output current.

The output current can also effect the transient response.

8.2.2.4 Response Time

Response time is a function of input over-drive. See the *Typical Characteristics* graphs for typical response times. The rise and fall times can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).


- The rise time (τ_R) is approximately $\tau_R \sim R_{PULLUP} \times C_L$
- The fall time (τ_F) is approximately τ_F ~ R_{CF} × C_I
 - R_{CE} can be determined by taking the slope of Figure 3 in its linear region at the desired temperature, or by dividing the V_{OL} by I_{OLIT}

JAJSDB9 – JUNE 2017 www.tij.co.jp

TEXAS INSTRUMENTS

8.2.3 Application Curves

Figure 8 and Figure 9 were generated with scope probe parasitic capacitance of 50 pF.



9 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

10 Layout

10.1 Layout Guidelines

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

NOTE

If a negative supply is not being used, do not place a capacitor between the GND pin of the device and system ground.

10.2 Layout Example




Figure 10. LMx39 Layout Example



JAJSDB9-JUNE 2017 www.tij.co.jp

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバ イスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合 もあります。このデータシートのブラウザ対応版については、左側にあるナビゲーションを参照してください。



www.ti.com 2-Jan-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87739012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
5962-8773901CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
5962-8773901DA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples
LM139AFKB	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
LM139AJ	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM139AJ	Samples
LM139AJB	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
LM139AW	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM139AW	Samples
LM139AWB	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Jan-2025

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated