TEXAS INSTRUMENTS
OPA375, OPA2375
JAJSE51E – NOVEMBER 2017 – REVISED AUGUST 2021

OPA375、OPA2375、OPA4375 500µV (最大値)、10MHz、低い広帯域ノイズ、RRO オペアンプ

1 特長

- 低い広帯域ノイズ:3.5nV/√Hz
- 低いオフセット電圧:500µV (最大値)
- 低い THD+N:0.00015%
- ゲイン帯域幅:10MHz
- レール・ツー・レール出力
- ユニティ・ゲイン安定
- 低い I_Q:
  - OPA375:890µA/Ch
  - OPA2375/OPA4375:990µA/Ch
- 広い電源電圧範囲:
  - OPA375:2.25V～5.5V
  - OPA2375/OPA4375:1.7V～5.5V
- 低いオフセット電圧ドリフト:±0.16µV/℃

2 アプリケーション

- フォトダイオード・アンプ
- 高精度センサ・フロント・エンド
- ADC 入力ドライバ・アンプ
- 試験および計測機器
- センサ・フィールド・トランスミッタ
- ウェアラブル民生用機器
- オーディオ機器
- 医療用計測機器
- アクティブ・フィルタ



ノイズのスペクトル密度と周波数の関係

3 概要

OPAx375 ファミリには、3.5nV/√Hz のきわめて低いノイズ指数、500µV (最大値) の低いオフセット、10MHz の広い帯域幅を備えた、シングル (OPA375)、デュアル (OPA2375)、クワッド・チャネル (OPA2375) の汎用 CMOS オペアンプがあります。低いノイズと広い帯域幅を特長とする OPAx375 ファミリは、コストと性能のバランスが求められる各種の高精度アプリケーションにおいて魅力的な製品です。また、OPAx375 の入力バイアス電流は、ソース・インピーダンスが高いアプリケーションにも対応します。

OPAx375 ファミリは堅牢に設計されており、ユニティ・ゲイン安定性、RFI/EMI 除去フィルタ内蔵、オーバードライブ条件で位相反転が発生しない、高い静電放電 (ESD) 保護 (2kV HBM) という特長があるため回路設計が容易です。さらに、オープン・ループ出力インピーダンスが抵抗性であるため、非常に大きな容量性負荷でも簡単に安定化できます。

このオペアンプ・ファミリは、OPA375 では最低 2.25V (±1.125V)、OPA2375 と OPA4375 では最低 1.7V (±0.85V) の低電圧動作に最適化されています。すべてのデバイスは最高 5.5V (±2.75V) で動作し、-40℃～125℃の温度範囲で動作が規定されています。

シングル・チャネルの OPA375 は、小型の SC70-5 パッケージで供給されます。デュアル・チャネルの OPA2375 は、小型の 1.5mm×2.0mm X2QFN パッケージを含む複数のパッケージ・オプションで供給されます。

製品情報

部品番号(1)	パッケージ	本体サイズ (公称)
OPA375	SC70 (5)	1.25mm × 2.00mm
OPA2375	SOIC (8)	3.91mm × 4.90mm
	TSSOP (8)	3.00mm × 4.40mm
	VSSOP (8)	3.00mm × 3.00mm
	SOT-23 (8)	1.60mm × 2.90mm
	WSON (8)	2.00mm × 2.00mm
	X2QFN (10)	1.50mm × 2.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (February 2021) to Revision E (August 2021) — **Page**

- OPA2375 VSSOP (DGK) パッケージを*プレビュー*から*アクティブ*に変更 ... 1
- Removed preview tag for the VSSOP (DGK) package in the *Device Comparison Table* section ... 4
- Added VSSOP Package thermal data for OPA2375 in the *Thermal Information for Dual Channel* section ... 7

Changes from Revision C (June 2020) to Revision D (February 2021) — **Page**

- 文書全体にわたって表、図、相互参照の採番方法を更新 ... 1
- Changed Operating temperature from 125 to 150 in *Absolute Maximum Ratings* ... 7
- Added Junction temperature spec to *Absolute Maximum Ratings* ... 7
- Removed OPA375 Table of Graphs and OPA2375 Table of Graphs tables from the *Specifications* section ... 12
- Removed *Related Links* section from the *Device and Documentation Support* section ... 39

Changes from Revision B (January 2020) to Revision C (June 2020) — **Page**

- OPA2375S X2QFN (RUG) パッケージを *プレビュー*から*アクティブ*に変更 ... 1
- Added X2QFN Package Drawing and Pin Functions for OPA2375S in *Pin Configuration and Functions* section ... 5
- Changed typical input current noise density value from 2 fA√HZ to 23 fA√Hz ... 9
- Changed total supply voltage total from 5V to 5.5V in *Electrical Characteristics* condition statement ... 9
- Deleted "Vs = 2.25 V to 5.5 V" test conditions for common-mode rejection ratio parameter in *Electrical Characteristics* ... 9

Changes from Revision A (January 2019) to Revision B (January 2020) — **Page**

- 「*特長*」セクションの「低い広帯域ノイズ」の仕様を OPA2375 の仕様と一致するよう変更 ... 1
- 「*特長*」セクションに THD+N 仕様を追加 ... 1
- 「*特長*」セクションに OPA2375 と OPA4375 の I_Q の定義を追加 ... 1
- 「*特長*」セクションに OPA2375 と OPA4375 の電源電圧範囲の定義を追加 ... 1
- 先頭ページのノイズのスペクトル密度と周波数の関係のプロットを OPA2375 のノイズ・プロットに変更 ... 1

- OPAx375 ファミリ全体を反映するように「*概要*」セクションの表現を変更 1
- 「*製品情報*」表に OPA2375 デバイスを追加 1
- Added *Device Comparison Table* section 4
- Added pin out drawings for OPA2375 packages in *Pin Configuration and Functions* section 5
- Added pin functions for OPA2375 packages 5
- Changed Human-body model (HBM) value from: ±1000 to ±3000 and Charged-device mode (CDM) value from ±250 to ±1000 7
- Added OPA2375 typical characteristic graphs in the *Specifications* section 12
- Added *EMI Rejection* section with description information to *Detailed Description* section 27
- Added *Electrical Overstress* section and diagram to *Detailed Description* section 28
- Added *Typical Specification and Distributions* section to *Detailed Description* section 29
- Added *Shutdown Function* section with description for OPAx375S to *Detailed Description* section 30
- Added *Packages With an Exposed Thermal Pad* section to *Detailed Description* section 30
- Added dual channel layout example in the *Layout* section 37

Changes from Revision * (November 2017) to Revision A (January 2019) **Page**

- Added maximum input offset voltage drift specification in *Electrical Characteristics* 9

5 Device Comparison Table

DEVICE	NO. OF CHANNELS	PACKAGE LEADS						
		SOIC D	SC-70 DCK	VSSOP DGK	WSON DSG	TSSOP PW	SOT-23 DDF	X2QFN RUG
OPA375	1	—	5	—	—	—	—	—
OPA2375	2	8	—	8	8	8	8	—
		—	—	—	—	—	—	10

6 Pin Configuration and Functions



図 6-1. OPA375 DCK Package
5-Pin SC70
Top View

表 6-1. Pin Functions: OPA375

PIN		I/O	DESCRIPTION
NAME	NO.		
+IN	1	I	Noninverting input
–IN	3	I	Inverting input
OUT	4	O	Output
V+	5	—	Positive (highest) supply
V–	2	—	Negative (lowest) supply or ground (for single-supply operation)



図 6-2. OPA2375 D, DGK, PW, and DDF Package
8-Pin SOIC, VSSOP, TSSOP, and SOT-23
Top View



Connect thermal pad to V–. See セクション 8.3.8 for more information.

図 6-3. OPA2375 DSG Package
8-Pin WSON With Exposed Thermal Pad
Top View

表 6-2. Pin Functions: OPA2375

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2–	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2

表 6-2. Pin Functions: OPA2375 (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
V–	4	—	Negative (lowest) supply or ground (for single-supply operation)
V+	8	—	Positive (highest) supply



図 6-4. OPA2375S RUG Package
10-Pin X2QFN
Top View

表 6-3. Pin Functions: OPA2375S

PIN		I/O	DESCRIPTION
NAME	NO.		
IN1–	9	I	Inverting input, channel 1
IN1+	10	I	Noninverting input, channel 1
IN2–	5	I	Inverting input, channel 2
IN2+	4	I	Noninverting input, channel 2
OUT1	8	O	Output, channel 1
OUT2	6	O	Output, channel 2
$\overline{\text{SHDN1}}$	2	I	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See セクション 8.3.7 for more information.
$\overline{\text{SHDN2}}$	3	I	Shutdown: low = amp disabled, high = amp enabled. Channel 2. See セクション 8.3.7 for more information.
V–	1	I or —	Negative (lowest) supply or ground (for single-supply operation)
V+	7	I	Positive (highest) supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, V_S = (V+) – (V–)		0	6	V
Signal input pins	Common-mode voltage (3) (4)	(V–) – 0.5	(V+) + 0.5	V
	Differential voltage (3)		V_S + 0.2	V
	Current (3)	–10	10	mA
Output short-circuit (2)		Continuous		
Operating ambient temperature, T_A		–55	150	°C
Junction temperature, T_J			150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Operating the device beyond the ratings listed under *Absolute Maximum Ratings* will cause permanent damage to the device. These are stress ratings only, based on process and design limitations, and this device has not been designed to function outsdie the conditions indicated under *Recommended Operating Conditions*. Exposure to any condition outside *Recommended Operating Conditions* for extended periods, including absolute-maximum-rated conditions, may affect device reliability and performance.
(2) Short-circuit to ground, one amplifier per package.
(3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
(4) Differential input voltages greater than 0.25 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	**OPA375:** Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	V
		OPA2375: Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
		All Devices: Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage, (V+) – (V–) , for OPA2375 and OPA4375	1.7(1)	5.5	V
V_S	Supply voltage, (V+) – (V–), for OPA375 only	2.25	5.5	V
V_I	Input voltage range	(V–)	(V+) – 1.2	V
T_A	Specified temperature	–40	125	°C

(1) Operation between 1.7 V and 1.8 V is only recommened for T_A = 0 - 85℃

7.4 Thermal Information for Single Channel

THERMAL METRIC (1)		OPA375 DCK (SC70) 5 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	240.9	℃/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	151.7	℃/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64	℃/W
ψ_{JT}	Junction-to-top characterization parameter	34.8	℃/W
ψ_{JB}	Junction-to-board characterization parameter	63.3	℃/W

7.4 Thermal Information for Single Channel (continued)

THERMAL METRIC (1)		OPA375	UNIT
		DCK (SC70)	
		5 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report SPRA953C.

7.5 Thermal Information for Dual Channel

THERMAL METRIC (1)		OPA2375, OPA2375S						UNIT
		D (SOIC)	DDF (SOT-23-8)	DSG (WSON)	PW (TSSOP)	DGK (VSSOP)	RUG (X2QFN)	
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	131.1	153.8	78.2	185.6	177.0	140.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.2	80.2	97.5	74.5	68.6	52.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	74.5	73.1	44.6	116.3	98.7	69.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	24.4	6.6	4.7	12.6	12.4	1.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	73.3	72.7	44.6	114.6	97.1	67.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	19.8	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953C.

7.6 Electrical Characteristics

OPA2375/4375 Specifications: V_S = (V+) – (V–) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V) at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.
OPA375 Specifications: V_S = (V+) – (V–) = 5.5 V at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
OFFSET VOLTAGE								
V_{OS}	Input offset voltage	V_S = 5.0 V				±0.15	±0.5	mV
			T_A = –40°C to 125°C	OPA2/4375(3)			±0.7	
dV_{OS}/dT	Input offset voltage drift		T_A = –40°C to 125°C	OPA375(2)		±0.35	±2(4)	µV/°C
				OPA2/4375(3)		±0.16		
PSRR	Input offset voltage versus power supply	V_S = 2.25 V to 5.5 V, V_{CM} = V–		OPA375(2)		±0.32	±6.3	µV/V
		V_{VCM} = V–		OPA2/4375(3)		±0.7	±5.8	
	Channel separation	f = 20 kHz				130		dB
INPUT BIAS CURRENT								
I_B	Input bias current			OPA375(2)		±10		pA
				OPA2/4375(3)		±3		
I_{OS}	Input offset current			OPA375(2)		±10		
				OPA2/4375(3)		±0.5		
NOISE								
E_N	Input voltage noise	f = 0.1 to 10 Hz				1.2		μV_{PP}
						0.227		μV_{RMS}
e_N	Input voltage noise density	f = 10 Hz		OPA2/4375(3)		30		nV/√Hz
		f = 1 kHz		OPA375(2)		5.0		
				OPA2/4375(3)		4.6		
		f = 10 kHz		OPA375(2)		3.7		
				OPA2/4375(3)		3.5		
i_N	Input current noise	f = 1 kHz				23		fA/√Hz
INPUT VOLTAGE RANGE								
V_{CM}	Common-mode voltage range				(V–)		(V+) -1.2	V
CMRR	Common-mode rejection ratio	(V–) < V_{CM} < (V+) – 1.2 V		OPA375(2)	95	120		dB
		V_S = 1.8 V, (V–) < V_{CM} < (V+) – 1.2 V		OPA2/4375(3)	87	100		
		V_S = 5.5, (V–) < V_{CM} < (V+) – 1.2 V			94	110		
INPUT CAPACITANCE								
Z_{ID}	Differential					10 || 6		MΩ || pF
Z_{ICM}	Common-mode					10 || 6		GΩ || pF
OPEN-LOOP GAIN								
A_{OL}	Open-loop voltage gain	(V–) + 40 mV < V_O < (V+) – 40 mV, R_L = 10 kΩ to V_S/2		OPA375(2)		125		dB
		(V–) + 150 mV < V_O < (V+) – 150 mV, R_L = 2 kΩ to V_S/2			110	130		
		V_S= 1.8 V, (V–) + 150 mV < V_O < (V+) – 150 mV, R_L = 2 kΩ to V_S/2		OPA2/4375(3)	107	130		
		V_S= 5.5 V, (V–) + 150 mV < V_O < (V+) – 150 mV, R_L = 2 kΩ to V_S/2				140		
		V_S = 1.8 V, (V–) + 40m V < V_O < (V+) – 40 mV, R_L = 10 kΩ to V_S/2			110	132		
		V_S = 5.5 V, (V–) + 40m V < V_O < (V+) – 40 mV, R_L = 10 kΩ to V_S/2				142		

OPA2375/4375 Specifications: V_S = (V+) – (V–) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V) at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.
OPA375 Specifications: V_S = (V+) – (V–) = 5.5 V at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE								
GBW	Gain-bandwidth product					10		MHz
SR	Slew rate	V_S = 5.5 V, G = +1, C_L = 20 pF				4.6		V/µs
t_S	Settling time	To 0.1%, V_S = 5.5 V, V_{STEP} = 2 V, G = +1, CL = 20pF				0.65		µs
		To 0.01%, V_S = 5.5 V, V_{STEP} = 2 V, G = +1, CL = 20pF				1.2		
	Phase margin	G = +1, R_L = 10kΩ, C_L = 20 pF				55		°
	Overload recovery time	V_{IN} × gain > V_S				0.2		µs
THD+N	Total harmonic distortion + noise	V_S = 5.5 V, V_{CM} = 2.5 V, V_O = 1 V_{RMS}, G = +1, f = 1 kHz, R_L = 10 kΩ		OPA375[2]		0.00035		%
				OPA2/4375[3]		0.00015		
EMIRR	Electro-magnetic interference rejection ratio	f = 1 GHz		OPA2/4375[3]		51		dB
OUTPUT								
	Voltage output swing from rail	Positive/Negative rail headroom	V_S = 5.5 V, R_L = 10k	OPA375[2]		8	10	mV
		Positive rail headroom	V_S = 5.5 V, R_L = no load	OPA2/4375[3]			7	
			V_S = 5.5 V, R_L = 2 kΩ				35	
			V_S = 5.5 V, R_L = 10 kΩ			5	14	
		Negative rail headroom	V_S = 5.5 V, R_L = no load				7	
			V_S = 5.5 V, R_L = 2 kΩ				35	
			V_S = 5.5 V, R_L = 10 kΩ			5	14	
I_{SC}	Short-circuit current			OPA2/4375[3]		±68		mA
C_{LOAD}	Capacitive load drive					See 7-58		
Z_O	Open-loop output impedance	f = 10 MHz, I_O = 0 A		OPA375[2]		160		Ω
		f = 2 MHz, I_O = 0 A		OPA2/4375[3]		165		Ω
POWER SUPPLY								
I_Q	Quiescent current per amplifier	V_S = 5.5 V, I_O = 0 A		OPA375[2]		890		µA
			T_A = –40°C to 125°C				1100	
				OPA2/4375[3]		990	1200	
			T_A = –40°C to 125°C				1250	
	Turn-On Time	At T_A = 25°C, V_S = 5.5 V, V_S ramp rate > 0.3 V/µs		OPA2/4375[3]		10		µs

OPA2375/4375 Specifications: V_S = (V+) – (V–) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V) at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.
OPA375 Specifications: V_S = (V+) – (V–) = 5.5 V at T_A = 25°C, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SHUTDOWN							
I_{QSD}	Quiescent current per amplifier	All amplifiers disabled, $\overline{SHDN}$ = V–			1	3.5	µA
Z_{SHDN}	Output impedance during shutdown	Amplifier disabled			10 || 6		GΩ || pF
V_{IH}	Logic high threshold voltage (amplifier enabled)			(V–) + 1.1 V			V
V_{IL}	Logic low threshold voltage (amplifier disabled)					(V–) + 0.2 V	V
t_{ON}	Amplifier enable time (full shutdown) (1)	G = +1, V_{CM} = V-, V_O = 0.1 × V_S/2			15		µs
	Amplifier enable time (partial shutdown)(1)	G = +1, V_{CM} = V-, V_O = 0.1 × V_S/2			8		
t_{OFF}	Amplifier disable time (1)	V_{CM} = V-, V_O = V_S/2			3		
	$\overline{SHDN}$ pin input bias current (per pin)	(V+) ≥ $\overline{SHDN}$ ≥ (V–) + 0.9 V			0.4		µA
		(V–) ≤ $\overline{SHDN}$ ≤ (V–) + 0.7 V			0.25		

(1) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the $\overline{SHDN}$ pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
(2) This electrical characteristic only applies to the single-channel, OPA375
(3) This electrical characteristic only applies to the dual-channel OPA2375 and quad-channel OPA4375
(4) Specified by design and characterization; not production tested

7.7 Typical Characteristics: OPA375

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 7-1. Offset Voltage Production Distribution



図 7-2. Offset Voltage Drift Distribution



図 7-3. Offset Voltage vs Temperature



図 7-4. Offset Voltage vs Common-Mode Voltage



図 7-5. Offset Voltage vs Common-Mode Voltage



図 7-6. Offset Voltage vs Power Supply

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 7-7. I_B and I_{OS} vs Common-Mode Voltage



図 7-8. I_B and I_{OS} vs Temperature



C_L = 10 pF

図 7-9. Open-Loop Gain and Phase vs Frequency



図 7-10. Closed-Loop Gain vs Frequency



図 7-11. V_O vs I Sourcing and Sinking



図 7-12. PSRR vs Frequency (Referred to Input)

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 7-13. CMRR vs Frequency (Referred to Input)



V_S = 5.5 V　　T_A = –40°C to 125°C　　V_{CM} = 0 V to 4.3 V

図 7-14. CMRR vs Temperature



図 7-15. 0.1-Hz to 10-Hz Flicker Noise



図 7-16. Input Voltage Noise Spectral Density vs Frequency



V_S = 5.5 V　　V_{ICM} = 2.5 V　　R_L = 2 kΩ
Gain = 1　　BW = 80 kHz　　V_{OUT} = 0.5 Vrms

図 7-17. THD + N vs Frequency



V_S = 5.5 V　　V_{ICM} = 2.5 V　　R_L = 10 kΩ
Gain = 1　　BW = 80 kHz　　V_{OUT} = 0.5 Vrms

図 7-18. THD + N vs Frequency

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_S = 5.5 V V_{ICM} = 2.5 V BW = 80 kHz
V_{OUT} = 0.5 Vrms

図 7-19. THD + N vs Amplitude



図 7-20. Quiescent Current vs Supply Voltage



図 7-21. Quiescent Current vs Temperature



R_L = 2 kΩ

図 7-22. Open-Loop Gain vs Temperature



図 7-23. Open-Loop Gain vs Output Voltage



A_{VDD} = 5.5 V V_{ICM} = V_{OCM} = 2.75 V

図 7-24. Open-Loop Output Impedance vs Frequency

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_S = 5.5 V V_{ICM} = 2.75 V V_{OCM} = 2.75 V
G = 1 100-mV output step

図 7-25. Small-Signal Overshoot vs Load Capacitance



V_S = 1.8 V V_{ICM} = 0.9 V V_{OCM} = 0.9 V
G = 1 100-mV output step

図 7-26. Small-Signal Overshoot vs Load Capacitance



V_S = 5.5 V V_{ICM} = 2.75 V V_{OCM} = 2.75 V
Gain = –1 100-mV output step

図 7-27. Small-Signal Overshoot vs Load Capacitance



V_S = 1.8 V V_{ICM} = 0.9 V V_{OCM} = 0.9 V
Gain = –1 100-mV output step

図 7-28. Small-Signal Overshoot vs Load Capacitance



図 7-29. No Phase Reversal



図 7-30. Overload Recovery

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



V_S = 1.8 V　V_{ICM} = 0.9 V　V_{OCM} = 0.9 V
C_L = 30 pF　Gain = 1　V_{IN} = 100 mVpp

図 7-31. Small-Signal Step Response



V_S = 5.5 V　V_{OCM} = 2.75 V　C_L = 10 pF
V_{ICM} = 2.75 V　Gain = 1　2-V step

図 7-32. Large Signal Step Response



V_S = 5.5 V　V_{ICM} = 2.75 V　V_{OCM} = 2.75 V
C_L = 0　Gain = 1　5-V step

図 7-33. Large Signal Settling Time (Positive)



V_S = 5.5 V　V_{ICM} = 2.75 V　V_{OCM} = 2.75 V
C_L = 0　Gain = 1　5-V step

図 7-34. Large Signal Settling Time (Negative)

7.7 Typical Characteristics: OPA375 (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



図 7-35. Short-Circuit Current vs Temperature



V_{ICM} = V_S / 2 V_{OCM} = V_S / 2 C_L = 10 pF
Gain = 1

図 7-36. Maximum Output Voltage vs Frequency



図 7-37. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency



V_{ICM} = V_{OCM} = V_S / 2

図 7-38. Phase Margin vs Capacitive Load

7.8 Typical Characteristics: OPA2375

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



V_{CM} = V–

図 7-39. Offset Voltage Production Distribution



図 7-40. Offset Voltage Drift Distribution



V_{CM} = V–

図 7-41. Offset Voltage vs Temperature (PMOS Input Pair)



V_{CM} = V+

図 7-42. Offset Voltage vs Temperature (NMOS Input Pair)



Over full common-mode voltage range

図 7-43. Offset Voltage vs Common-Mode Voltage (Full Range)



図 7-44. Offset Voltage vs Common-Mode Voltage (PMOS Input Pair)

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



図 7-45. Offset Voltage vs Common-Mode Voltage (Transition Region)



図 7-46. Offset Voltage vs Power Supply



図 7-47. I_B and I_{OS} vs Common-Mode Voltage



図 7-48. I_B and I_{OS} vs Temperature



図 7-49. 0.1-Hz to 10-Hz Flicker Noise



図 7-50. Input Voltage Noise Spectral Density vs Frequency

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



図 7-51. CMRR and PSRR vs Frequency (Referred to Input)



V_S = 5.5 V, V_{CM} = V– to (V+) – 1.2 V

図 7-52. CMRR vs Temperature



V_{CM} = V–

図 7-53. PSRR vs Temperature



C_L = 10 pF

図 7-54. Open-Loop Gain and Phase vs Frequency



C_L = 10 pF

図 7-55. Closed-Loop Gain vs Frequency



図 7-56. Open-Loop Gain vs Temperature

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



図 7-57. Open-Loop Gain vs Output Voltage



図 7-58. Phase Margin vs Capacitive Load



図 7-59. No Phase Reversal



V_{CM} = V_S / 2, R_L = 1 kΩ
Gain = –1, 100-mV output step

図 7-60. Small-Signal Overshoot vs Load Capacitance



V_{CM} = V_S / 2, R_L = 1 kΩ
Gain = +1, 100-mV output step

図 7-61. Small-Signal Overshoot vs Load Capacitance



V_{IN} = 0.6 Vpp, G = –10, V_{IN} × gain > V_S

図 7-62. Overload Recovery

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



C_L = 20 pF, Gain = 1, V_{IN} = 100-mVpp, R_L = 1 kΩ

図 7-63. Small-Signal Step Response



C_L = 20 pF, Gain = –1, V_{IN} = 100-mVpp, R_L = 1 kΩ

図 7-64. Small-Signal Step Response

C_L = 20 pF, Gain = +1, V_{IN} = 2-V step, R_L = 1 kΩ

図 7-65. Large Signal Step Response



C_L = 20 pF, Gain = –1, V_{IN} = 2-V step, R_L = 1 kΩ

図 7-66. Large Signal Step Response



C_L = 20 pF, Gain = 1, V_{IN} = 2-V step

図 7-67. Large Signal Settling Time (Positive)



C_L = 20 pF, Gain = –1, V_{IN} = 2-V step

図 7-68. Large Signal Settling Time (Negative)

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



V_{CM} = 2.5 V
Gain = +1, BW = 80 kHz, V_{OUT} = 0.5 Vrms

図 7-69. THD + N vs Frequency



V_{CM} = 2.5 V
BW = 80 kHz

図 7-70. THD + N vs Amplitude



図 7-71. V_{OUT} vs Sourcing Current



図 7-72. V_{OUT} vs Sinking Current



C_L = 10 pF, Gain = +1, V_S= 5.5 V

図 7-73. Maximum Output Voltage vs Frequency



図 7-74. Short-Circuit Current vs Temperature

7.8 Typical Characteristics: OPA2375 (continued)

at T_A = 25°C, V_S = ±2.75 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted.



図 7-75. Quiescent Current vs Supply Voltage



図 7-76. Quiescent Current vs Temperature



図 7-77. Open-Loop Output Impedance vs Frequency



A_{VDD} = 5.5 V, V_{ICM} = V_{OCM} = 2.75 V

図 7-78. Channel Separation vs Frequency



図 7-79. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency



V_S = 0 to 5.5 V, V_{OUT} = 0 to 2.75 V

図 7-80. Turn-On Time

8 Detailed Description

8.1 Overview

The OPAx375 family is an ultra low-noise, rail-to-rail output operational amplifier. The device operates from a supply voltage of 2.25 V to 5.5 V (OPA375) and 1.7 V to 5.5 V (OPA2375 and OPA4375), are unity-gain stable, and suitable for a wide range of general-purpose applications. The input common-mode voltage range includes the negative rail and allows the OPAx375 op amp family to be used in most single-supply applications. Rail-to-rail output swing significantly increases dynamic range, especially in low-supply applications, and makes it suitable for many audio applications and driving sampling analog-to-digital converters (ADCs).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 THD + Noise Performance

The OPAx375 operational amplifier family has excellent distortion characteristics. OPA2375 and OPA4375 THD + Noise is below 0.00015% (G = +1, V_O = 1 V_{RMS}, V_{CM} = 1.8 V, V_S = 5.5 V) throughout the audio frequency range, 20 Hz to 20 kHz, with a 10-kΩ load. The broadband noise of the 3.5 nV/√ Hz (OPA2375/4375) and 3.7 nV/√ Hz (OPA375) is extremely low for a 10-MHz general purpose amplifier.

8.3.2 Operating Voltage

The OPAx375 operational amplifier family is fully specified and can operate from 1.7 V to 5.5 V (OPA2375/4375) and 2.25 V to 5.5 V (OPA375). In addition, many specifications apply from –40°C to 125°C. Power-supply pins must be bypassed with 0.1-µF ceramic capacitors.

8.3.3 Rail-to-Rail Output

Designed as low-power, low-voltage op amps, the OPAx375 devices deliver a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 kΩ, the output swings to within few mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails, see 図 7-71.

8.3.4 EMI Rejection

The TLV674x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx375 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 図 8-1 shows the results of this testing on the TLV674x. 表 8-1 shows the EMIRR IN+ values for the TLV674x at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.



図 8-1. EMIRR Testing

表 8-1. OPAx375 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB

8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. 図 8-2 shows an illustration of the ESD circuits contained in the OPAx375 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



図 8-2. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long in duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressor (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

The OPAx375 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins, as shown above. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in セクション 7.1. 図 8-3 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



図 8-3. Input Current Protection

8.3.6 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal*, distributions and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in セクション 7.6.



図 8-4. Ideal Gaussian Distribution

図 8-4 shows an example distribution, where *μ*, or *mu*, is the mean of the distribution, and where *σ*, or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from *μ–σ* to *μ+σ*).

Depending on the specification, values listed in the *typical* column of セクション 7.6 are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near

zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (μ + σ) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPA2375, the typical input voltage offset is 150 μV, so 68.2% of all OPA2375 devices are expected to have an offset from –150 μV to 150 μV.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the OPA2375 device has a maximum offset voltage of 0.5 mV at 25°C, and even though this corresponds to 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with a larger offset than 0.5 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6-σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the OPA2375 does not have a maximum or minimum for offset voltage drift, but based on 図 7-40 and the typical value of 0.16 μV/°C in セクション 7.6, it can be calculated that the 6-σ value for offset voltage drift is about 0.96 μV/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

8.3.7 Shutdown Function

The OPAx375S devices feature $\overline{\text{SHDN}}$ pins that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes less than 1 μA. The $\overline{\text{SHDN}}$ pins are active-low, meaning that shutdown mode is enabled when the input to the $\overline{\text{SHDN}}$ pin is a valid logic low.

The $\overline{\text{SHDN}}$ pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) above the negative rail. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the $\overline{\text{SHDN}}$ pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V– and V– + 0.2 V. A valid logic high is defined as a voltage between V– + 1.2 V and V+. The shutdown pin must either be connected to a valid high or a low voltage or driven, and not left as an open circuit. There is ***no*** internal pull-up to enable the amplifier.

The $\overline{\text{SHDN}}$ pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled, and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 15 μs for full shutdown of all channels; disable time is 3 μs. When disabled, the output assumes a high-impedance state. This architecture allows the OPAx375S to be operated as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-kΩ load to midsupply (V_S / 2) is required. If using the OPAx375S without a load, the resulting turnoff time is significantly increased.

8.3.8 Packages With an Exposed Thermal Pad

The OPAx375 family is available in packages such as the WSON-8 (DSG) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V– or left floating. Attaching the thermal pad to a potential other than V– is not allowed, and performance of the device is not assured when doing so.

8.3.9 Common Mode Voltage Range

The input common-mode voltage range of the OPAx375 family extends to the negative rail and within 2 V of the top rail for normal operation. However, this device can also operate with full rail-to-rail input 100 mV beyond the

top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in for the OPA375. You can see the typical input offset voltage of the OPA2375/4375 in the 図 7-43 graph.

表 8-2. OPA375 Typical Performance (V_S = 5 V, V_{CM} > V_S – 1.2 V)

PARAMETER	MIN	TYP	MAX	UNIT
Offset voltage		3		mV
Slew rate		1.5		V/µS
Input voltage noise density at f = 1 kHz		15		nV/√Hz

8.4 Device Functional Modes

The OPAx375 family has a single functional mode. The OPA2375 and OPA4375 are powered on as long as the power-supply voltage is between 1.7 V (±0.85 V) and 5.5 V (±2.75 V). The OPA375 is powered on as long as the power-supply voltage is between 2.25 V (±1.125 V) and 5.5 V (±2.75 V).

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPAx375 family features 10-MHz bandwidth and 4.75-V/µs slew rate with 890 µA (OPA375), 990 µA (OPA2375/4375) of supply current per channel, providing good AC performance at low-power consumption. DC applications are well served with a low input noise voltage of 3.5 nV/√ Hz (OPA2375/4375), 3.7 nV/√ Hz (OPA375) at 10 kHz, low input bias current, and a typical input offset voltage of 0.15 mV.

9.2 Single-Supply Electret Microphone Preamplifier With Speech Filter

Electret microphones are commonly used in portable electronics because of the small size, low cost, and relatively good signal-to-noise ratio (SNR). The small package size, low operating voltage and AC performance of the OPA375 make the device a viable option for preamplifier circuits for electret microphones. The circuit shown in 図 9-1 is a single-supply preamplifier circuit for electret microphones.



図 9-1. Microphone Preamplifier

9.2.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 3 V
- Input voltage: 7.93 mV_{RMS} (0.63 Pa with a –38-dB SPL microphone)
- Output: 1 V_{RMS}
- Bandwidth: 300 Hz to 3 kHz

9.2.2 Detailed Design Procedure

The transfer function defining the relationship between V_{OUT} and the AC input signal is shown in 式 1.

$$V_{OUT} = V_{IN\_AC} \times \left(1 + \frac{R_F}{R_G}\right) \tag{1}$$

The required gain can be calculated based on the expected input signal level and desired output level as shown in 式 2.

$$G_{OPA} = \frac{V_{OUT}}{V_{IN\_AC}} = \frac{1V_{RMS}}{7.93mV_{RMS}} = 126\frac{V}{V} \tag{2}$$

Select a standard 10-kΩ feedback resistor and calculate R_G from 式 3.

$$R_G = \frac{R_F}{G_{OPA} - 1} = \frac{10k\Omega}{126\frac{V}{V} - 1} = 80\Omega \rightarrow 78.7\Omega \text{ (closest standard value)} \tag{3}$$

To minimize the attenuation in the desired passband from 300 Hz to 3 kHz, set the upper (f_H) and lower (f_L) cutoff frequencies outside of the desired bandwidth as:

f_L = 200 Hz (4)

and

f_H = 5 kHz (5)

Select C_G to set the f_L cutoff frequency using 式 6.

$$C_G = \frac{1}{2 \times \pi \times R_G \times f_L} = \frac{1}{2 \times \pi \times 78.7\Omega \times 200Hz} = 10.11\mu F \rightarrow 10\mu F \tag{6}$$

Select C_F to set the f_H cutoff frequency using 式 7.

$$C_F = \frac{1}{2 \times \pi \times R_F \times f_H} = \frac{1}{2 \times \pi \times 10k\Omega \times 5kHz} = 3.18nF \rightarrow 3.3nF \text{ (Standard Value)} \tag{7}$$

The input signal cutoff frequency must be set low enough such that low-frequency sound waves still pass through. Therefore select C_{IN} to achieve a 30-Hz cutoff frequency (f_{IN}) using 式 8.

$$C_{IN} = \frac{1}{2 \times \pi \times (R_1 \parallel R_2) \times f_{IN}} = \frac{1}{2 \times \pi \times 100k\Omega \times 30Hz} = 53nF \rightarrow 68nF \text{ (Standard Value)} \tag{8}$$

The measured transfer function for the microphone preamplifier circuit is shown in 図 9-2 and the measured THD + N performance of the microphone preamplifier circuit is shown in 図 9-3.

9.2.3 Application Curves



図 9-2. Gain vs Frequency



図 9-3. THD + N vs RMS Output Voltage

10 Power Supply Recommendations

The OPA2375 and OPA4375 devices are specified for operation from 1.7 V to 5.5 V (±0.85 V to ±2.75 V). The OPA375 device is specified for operation from 2.25 V to 5.5 V (±1.125 V to ±2.75 V). Many specifications of the OPAx375 family apply from –40°C to 125°C.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see セクション 7.1).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see セクション 11.1.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in 図 11-1.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example



図 11-1. Operational Amplifier Board Layout for Noninverting Configuration



図 11-2. Layout Example Schematic



図 11-3. Example Layout for VSSOP-8 (DGK) Package

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *QFN/SON PCB Attachment*
- Texas Instruments, *Quad Flatpack No-Lead Logic Packages*
- Texas Instruments, *EMI Rejection Ratio of Operational Amplifiers*

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
Bluetooth® is a registered trademark of Bluetooth SIG, Inc.
すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2375IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O75D	Samples
OPA2375IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2J8T	Samples
OPA2375IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2375D	Samples
OPA2375IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O75D	Samples
OPA2375IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2375P	Samples
OPA2375SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HIF	Samples
OPA375IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19W	Samples
OPA375IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19W	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2375IDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2375IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2375IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2375IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA2375IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
OPA2375SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
OPA375IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA375IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2375IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
OPA2375IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2375IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2375IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
OPA2375IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
OPA2375SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
OPA375IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
OPA375IDCKT	SC70	DCK	5	250	190.0	190.0	30.0

PACKAGE OUTLINE

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/D 04/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/D 04/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

RUG (R–PQFP–N10) PLASTIC QUAD FLATPACK



4208528–3/B 04/2008

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) package configuration.
D. This package complies to JEDEC MO–288 variation X2EFD.

RUG (R–PQFP–N10)



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A

PACKAGE OUTLINE

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218900/E 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/E 06/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/E 06/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/E 06/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGK0008A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265