SN54390, SN54LS390, SN54393, SN54LS393 SN74390, SN74LS390, SN74393, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS SDLS107 – OCTOBER 1976 – REVISED MARCH 1988

- Dual Versions of the Popular '90A, 'LS90 and '93A, 'LS93
- '390, 'LS390 . . . Individual Clocks for A and B Flip-Flops Provide Dual ÷ 2 and ÷ 5 Counters
- '393, 'LS393 . . . Dual 4-Bit Binary Counter with Individual Clocks
- All Have Direct Clear for Each 4-Bit Counter
- Dual 4-Bit Versions Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
- Typical Maximum Count Frequency . . . 35 MHz
- Buffered Outputs Reduce Possibility of Collector Commutation


description

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement. two individual four-bit counters in a single package. The '390 and 'LS390 incorporate dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final

output stage. The '393 and 'LS393 each comprise two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The '390, 'LS390, '393, and 'LS393 have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Series 54 and Series 54LS circuits are characterized for operation over the full military temperature range of -55° C to 125°C; Series 74 and Series 74LS circuits are characterized for operation from 0°C to 70°C. SN54390, SN54LS390 . . . J OR W PACKAGE SN74390 . . . N PACKAGE SN74LS390 . . . D OR N PACKAGE (TOP VIEW) 1CKA 15 2CKA 1CLR 2 1QA []3 14 2CLR 1CKB 13 20A 12 2CKB 1QB [] 5 11 🛛 20B 1QC [6 10 20C 10_D [] 7 GND 8 9 20D

> SN54LS390 . . . FK PACKAGE (TOP VIEW)




SN54393, SN54LS393 . . . J OR W PACKAGE SN74393 . . . N PACKAGE SN74LS393 . . . D OR N PACKAGE

	(TO	P VIEW)	
1A			
1CLR		13 2A	
10 _A		12 2CLF	2
10 _B		11 2QA	
1QC	5	10 20B	
10 _D		9 20 C	

8] 2QD

SN54LS393 . . . FK PACKAGE (TOP VIEW)

GND 🗖 7



NC - No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated

SDLS107 - OCTOBER 1976 - REVISED MARCH 1988

BCD CO (EAC	- · ·		DUEI (ER)						
COUNT		OUTPUT							
COONT	٥D	QC	QB	QA					
0	L	L	L	L					
1	L	Ł	L	н					
2	L	L	н	L					
3	L	L	н	н					
4	L	н	L	L					
5	L	н	L	н					
6	L	н	н	L					
7	L	н	н	н					
8	н	L	E	L					
9	н	L	L	Н					


FUNCTION TABLES												
'390, 'LS390												
BI-QUINARY (5-2)												
(EA	(EACH COUNTER)											
(See Note B)												
COLUNIT	OUTPUT											
COUNT QA QD QC QB												
OLLLL												
1	I L L L H											
2	L	L	н	L								
3	L	L	н	н								
4	L	н	L	L								
5	н	L	L	L								
6	н	L	L	н								
7	н	L	Н	L								
8	н	L	н	н								
9	н	н	L	L								

COUNT SEQUENCE (EACH COUNTER) OUTPUT COUNT QB QA QD QC 0 L L L L н 1 L L L н L 2 L L 3 L L н н н L L 4 L 5 н L н L 6 L н н L н 7 н н L 8 н L L L 9 Н L Н L н L 10 н L 11 Н L н н 12 н н L L н н н L 13 14 н н н L. н н н н 15


'393, 'LS393

NOTES: A. Output Q_A is connected to input B for BCD count. B. Output Q_D is connected to input A for bi-quinary count.

C. H = high level, L = low level.



logic symbols[†]




[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



SDLS107 - OCTOBER 1976 - REVISED MARCH 1988





SDLS107 - OCTOBER 1976 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage	
Operating free-air temperature range: SN54390, SN54393	
	0°C to 70°C
	-65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN5439 SN5439			SN7439 SN7439		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			·	-800			800	μA
Low-level output current, IOL				16			16	mA
Count from one f	A input	0		25	0		25	MHz
Count frequency, f _{count}	B input	0		20	0		20	
	A input high or low	20			20			
Pulse width, t _w	B input high or low	25			25			ns
	Clear high	20			20			1
Clear inactive-state setup time, t _{su}	÷	25			25↓			ns
Operating free-air temperature, TA		-55		125	0		70	°C

 \downarrow The arrow indicates that the falling edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETEO		TEST CON	DITIONS		′ 390			'393		
	PARAMETER		TEST CONI	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN, I	i ≖ –12 mA			-1.5			-1.5	V
v _{он}	High-level output voltage		V _{CC} = MIN, V V _{IL} = 0.8 V, I		2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		$V_{CC} = MIN, V_{IL} = 0.8 V, I_{e}$	/ _{1H} = 2 V,		0.2	0.4		0.2	0.4	v
11	Input current at maximum input voltage		V _{CC} = MAX, V	/ ₁ = 5.5 V			1			1	mA
		Clear					40			40	
Чн	High-level input current	Input A	V _{CC} = MAX, V	/1 = 2.4 V			80			80	μA
		Input B					120				
		Clear					1			-1	
hL	Low-level input current	Input A	V _{CC} = MAX, V	/ i = 0.4 V			-3.2			-3.2	mA
		Input B					-4.8				
1	Chart airquit autnut aurrant 8		Vee - MAX	SN54'	-20		57	-20		-57	mA
los	Short-circuit output current §		V _{CC} = MAX	SN74'	-18		-57	-18		-57	
ICC	Supply current		V _{CC} = MAX, S	iee Note 2		42	69		38	64	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§ Not more than one output should be shorted at a time.

The Q_A outputs of the '390 are tested at I_{OL} = 16 mA plus the limit value for I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 2: I_{CC} is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SDLS107 - OCTOBER 1976 - REVISED MARCH 1988


	FROM	TO	TEAT CONDITIONS		'390			' 393		UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	түр	MAX	UNIT
	А	QA		25	35		25	35		MHz
fmax	В	QB		20	30					141112
tplH		0]		12	20		12	20	ns
tPHL	A	QA			13	20		13	20	113
^t PLH		Q _C of '390	C _L = 15 pF,		37	60		40	60	ns
^t PHL.	A	Q _D of '393	R _L = 400 Ω,		39	60		40	60	113
^t PLH		0	See Note 3		13	21				ns
tPHL	В	QB	and		14	21				115
tpLH	в	0.	Figure 1		24	39				ns
^t PHL		α _c			26	39				
tPLH	в	0-]		13	21				ns
^t PHL		۵ _D			14	21				113
tPHL	Clear	Any]		24	39		24	39	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54390, SN54LS390, SN54393, SN54LS393 SN74390, SN74LS390, SN74393, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS SDLS107 - OCTOBER 1976 - REVISED MARCH 1988



PARAMETER MEASUREMENT INFORMATION

FIGURE 1



SDLS107 - OCTOBER 1976 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Clear input voltage	
Any A or B clock input voltage	
Operating free-air temperature range: SN54LS390, SN54LS393	-55° C to 125° C
SN74LS390, SN74LS393	3 0°C to 70°C
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		-	N54LS3 N54LS3			N74LS3 N74LS3		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	······································			-400			-400	μA
Low-level output current, IOL				4			8	mA
0	A input	0		25	0		25	MHz
Count frequency, f _{count}	B input	0		12.5	0		12.5	IVIF12
and an obligation from the statement	A input high or low	20			20			
Pulse width, t _w	B input high or low	40			40			ns
	Clear high	20			20]
Clear inactive-state setup time, t _{su}	······································	25‡			25↓			ns
Operating free-air temperature, TA		55		125	0		70	°C

¹ The arrow indicates that the falling edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

							SN54L	5'		SN74L	S'	UNIT
	PARAMETER		TEST CONDITIONS [†]				түр‡	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	l _l = –18 mA				-1.5			-1.5	V
v _{он}	High-level output voltage		V _{CC} = MIN, VIL = VILmax,	$V_{\rm IH} = 2 V,$ $I_{\rm OH} = -400 \ \mu A$		2.5	3.4		2.7	3.4		v
	1		V _{CC} = MIN,	VIH = 2 V,	IOL = 4 mA¶		0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage		V _{IL} = 0.8 V,		10L = 8 mA¶					0.35	0.5	
		Clear			V ₁ = 7 V			0.1			0.1	
lη –	Input current at maximum input voltage	Input A	V _{CC} = MAX		V1 = 5.5 V			0.2			0.2	mA
	maximum input vortage	Input B			V1 - 5.5 V			0.4			0.4	
		Clear						0.02			0.02	1
Чн	High-level input current	Input A	V _{CC} = MAX,	V _I = 2.7 V				0.1			0.1	mA
		Input B						0.2			0.2	
[Clear						-0.4			0.4	1
41	Low-level input current	Input A	V _{CC} = MAX,	V ₁ = 0.4 V				-1.6			-1.6	mA
		Input B						-2.4			-2.4	L
IOS	Short-circuit output cur	rent§	V _{CC} = MAX			-20		-100	-20		-100	mA
	Currely evenent		V _{CC} = MAX,		'LS390		15	26		15		mA
1 cc	Supply current		See Note 2		'LS393		15	26		15	26	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

The QA outputs of the 'LS390 are tested at IOL = MAX plus the limit value for IIL for the clock B input. This permits driving the clock B input while maintaining full fan-out capability.

NOTE 2: ICC is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



SN54390, SN54LS390, SN54393, SN54LS393 SN74390, SN74LS390, SN74393, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS SDLS107 - OCTOBER 1976 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, $T_A = 25^{\circ}C$

DADAMETED	FROM	то			'LS390			'LS393		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	түр	MAX	UNIT
£	A	QA		25	35		25	35		MHz
f _{max}	В	QB]	12.5	20					WHZ
^t PLH	A	0.]		12	20		12	20	
^t ₽HL	1 ^	QA			13	20		13	20	ns
^t PLH	A	Q _C of 'LS390	C _L = 15 pF,		37	60		40	60	
^t PHL		Q _D of 'LS393	$R_{L} = 2 k\Omega,$		39	60		40	60	ns
^t PLH	в	0-	See Note 4 and Figure 2		13	21				
^t PHL	1 ^D	α _B			14	21				ns
^t PLH	в	0.5			24	39				
^t ₽HL	1	α _C			26	39				ns
^t PLH	в	0-			13	21				
^t PHL		٥D			14	21				ns
^t ₽HL	Clear	Any			24	39		24	39	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



PARAMETER MEASUREMENT INFORMATION




FIGURE 2

 $Z_{out} \approx 50 \text{ ohms.}$





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
7802601EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601EA SNJ54LS390J	Samples
7802601FA	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601FA SNJ54LS390W	Samples
7802601FA	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601FA SNJ54LS390W	Samples
JM38510/32701B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701B2A	Samples
JM38510/32701B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701B2A	Samples
JM38510/32701BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701BEA	Samples
JM38510/32701BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701BEA	Samples
JM38510/32702B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702B2A	Samples
JM38510/32702B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702B2A	Samples
JM38510/32702BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BCA	Samples
JM38510/32702BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BCA	Samples
JM38510/32702BDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BDA	Samples
JM38510/32702BDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BDA	Samples
JM38510/32702SDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702SDA SNV54LS393W	Samples
JM38510/32702SDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702SDA SNV54LS393W	Samples
M38510/32701B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701B2A	Samples

PACKAGE OPTION ADDENDUM

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
M38510/32701B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701B2A	Samples
M38510/32701BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701BEA	Samples
M38510/32701BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32701BEA	Samples
M38510/32702B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702B2A	Samples
M38510/32702B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702B2A	Samples
M38510/32702BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BCA	Samples
M38510/32702BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BCA	Samples
M38510/32702BDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BDA	Samples
M38510/32702BDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702BDA	Samples
M38510/32702SDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702SDA SNV54LS393W	Samples
M38510/32702SDA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 32702SDA SNV54LS393W	Samples
SN54LS390J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS390J	Samples
SN54LS390J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS390J	Samples
SN54LS393J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS393J	Samples
SN54LS393J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS393J	Samples
SN74LS390D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS390	Samples
SN74LS390D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS390	Samples



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS390N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS390N	Samples
SN74LS390N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS390N	Samples
SN74LS390NE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS390N	Samples
SN74LS390NE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS390N	Samples
SN74LS390NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS390	Samples
SN74LS390NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS390	Samples
SN74LS393D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LS393	
SN74LS393D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	LS393	
SN74LS393DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS393	Samples
SN74LS393DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS393	Samples
SN74LS393N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS393N	Samples
SN74LS393N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS393N	Samples
SN74LS393NE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS393N	Samples
SN74LS393NE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS393N	Samples
SN74LS393NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS393	Samples
SN74LS393NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS393	Samples
SNJ54LS390FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 390FK	Samples
SNJ54LS390FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 390FK	Samples
SNJ54LS390J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601EA SNJ54LS390J	Samples
SNJ54LS390J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601EA SNJ54LS390J	Samples
SNJ54LS390W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601FA SNJ54LS390W	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS390W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	7802601FA SNJ54LS390W	Samples
SNJ54LS393FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 393FK	Samples
SNJ54LS393FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 393FK	Samples
SNJ54LS393J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS393J	Samples
SNJ54LS393J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS393J	Samples
SNJ54LS393W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS393W	Samples
SNJ54LS393W	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS393W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS390, SN54LS393, SN54LS393-SP, SN74LS390, SN74LS393 :

- Catalog : SN74LS390, SN74LS393, SN54LS393
- Military : SN54LS390, SN54LS393
- Space : SN54LS393-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS390NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS393DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS393NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS390NSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LS393DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LS393NSR	SO	NS	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nomina	
----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
7802601FA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/32701B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/32702B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/32702BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/32702SDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/32701B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/32702B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/32702BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/32702SDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS390D	D	SOIC	16	40	507	8	3940	4.32
SN74LS390N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS390N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS390NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS390NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS393N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS393N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS393NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS393NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS390FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS390W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS393FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS393W	W	CFP	14	25	506.98	26.16	6220	NA

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated