

## SNx4LVCH245A オクタール・バス・トランシーバ、3状態出力

### 1 特長

- 1.65V~3.6Vで動作
- 5.5Vまでの入力電圧に対応
- 最大 $t_{pd}$  6.3ns (3.3V時)
- 標準 $V_{OLP}$  (出力グランド・バウンス)  
< 0.8V ( $V_{CC} = 3.3V$ ,  $T_A = 25^\circ C$ )
- 標準 $V_{OHV}$  (出力 $V_{OH}$ アンダーシュート)  
> 2V ( $V_{CC} = 3.3V$ ,  $T_A = 25^\circ C$ )
- すべてのポートでミクストモード・シグナル動作をサポート (3.3V  $V_{CC}$ で5Vの入力/出力電圧)
- $I_{off}$ により活線挿抜、部分的パワーダウン・モード、バック・ドライブ保護をサポート
- データ入力時のバス・ホールドにより、外付けプルアップまたはプルダウン抵抗が不要
- 250mA超のラッチアップ性能(JESD 17)
- JESD 22を超えるESD保護
  - 2000V、人体モデル(A114-A)
  - 200V、マシン・モデル(A115-A)
- MIL-PRF-38535準拠の製品については、特に記述のない限り、すべてのパラメータはテスト済みです。他のすべての製品については、量産プロセスにすべてのパラメータのテストが含まれているとは限りません。

### 2 アプリケーション

- サーバー
- PCおよびノートパソコン
- ネットワーク・スイッチ
- ウェアラブルな健康機器
- テレコム・インフラストラクチャ
- 電子POS

### 3 概要


SN54LVCH245Aオクタール・バス・トランシーバは2.7V~3.6Vの $V_{CC}$ で、SN74LVCH245Aオクタール・バス・トランシーバは1.65V~3.6Vの $V_{CC}$ で動作するように設計されています。入力は3.3Vまたは5Vのデバイスから駆動できます。この機能により、3.3Vと5Vが混在するシステム環境での変換装置としてこれらのデバイスを使用できます。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
SN74LVCH245ADBR	SSOP (20)	7.20mm×5.30mm
SN74LVCH245ADGVR	TVSOP (20)	5.00mm×4.40mm
SN74LVCH245ADWR	SOIC (20)	12.80mm×7.50mm
SN74LVCH245ANSR	SO (20)	12.60mm×5.30mm
SN74LVCH245APWR	TSSOP (20)	6.50mm×4.40mm
SN74LVCH245ARGYR	VQFN (20)	4.50mm×3.50mm
SN74LVCH245AZQNR	BGA MICROSTAR JUNIOR (20)	4.00mm×3.00mm
SN74LVCH245AZXYR	BGA MICROSTAR JUNIOR (20)	3.00mm×2.50mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### 概略回路図



## 目次

<b>1</b>	<b>特長</b> .....	<b>1</b>	6.12	Typical Characteristics .....	<b>13</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>14</b>
<b>3</b>	<b>概要</b> .....	<b>1</b>	<b>8</b>	<b>Detailed Description</b> .....	<b>16</b>
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	8.1	Overview .....	<b>16</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	8.2	Functional Block Diagram .....	<b>16</b>
<b>6</b>	<b>Specifications</b> .....	<b>7</b>	8.3	Feature Description .....	<b>16</b>
6.1	Absolute Maximum Ratings .....	<b>7</b>	8.4	Device Functional Modes .....	<b>18</b>
6.2	ESD Ratings .....	<b>7</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>19</b>
6.3	Recommended Operating Conditions: SN74LVCH245A .....	<b>8</b>	9.1	Application Information .....	<b>19</b>
6.4	Recommended Operating Conditions: SN54LVCH245A .....	<b>9</b>	9.2	Typical Application .....	<b>19</b>
6.5	Thermal Information .....	<b>9</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>20</b>
6.6	Electrical Characteristics: SN74LVCH245A .....	<b>10</b>	<b>11</b>	<b>Layout</b> .....	<b>21</b>
6.7	Electrical Characteristics: SN54LVCH245A .....	<b>11</b>	11.1	Layout Guidelines .....	<b>21</b>
6.8	Switching Characteristics: SN74LVCH245A, –40°C TO 85°C .....	<b>12</b>	11.2	Layout Example .....	<b>21</b>
6.9	Switching Characteristics: SN74LVCH245A, –40°C TO 125°C .....	<b>12</b>	<b>12</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>22</b>
6.10	Switching Characteristics: SN54LVCH245A .....	<b>13</b>	12.1	関連リンク .....	<b>22</b>
6.11	Operating Characteristics .....	<b>13</b>	12.2	商標 .....	<b>22</b>
			12.3	静電気放電に関する注意事項 .....	<b>22</b>
			12.4	Glossary .....	<b>22</b>
			<b>13</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>22</b>

## 4 改訂履歴

### Revision P (July 2014) から Revision Q に変更

**Page**

•	型番の列を、特定の注文可能部品が含まれるよう変更 .....	<b>1</b>
•	Removed package name GQN. ....	<b>6</b>
•	Added ZXY package pinout section. ....	<b>6</b>
•	Changed Handling Ratings to ESD ratings. ....	<b>7</b>
•	Deleted storage temperature from ESD Ratings table. ....	<b>7</b>
•	Changed only include commercial device specifications in this table. ....	<b>10</b>
•	Added new table for military device specifications. ....	<b>11</b>
•	削除 bulleted list of features. ....	<b>16</b>
•	追加 Output Types, Input Types, Clamp Diode Structure, and Special Features sections. ....	<b>16</b>

### Revision O (December 2005) から Revision P に変更

**Page**


•	ドキュメントを新しいTIデータシート規格に更新 .....	<b>1</b>
•	「注文情報」表を削除 .....	<b>1</b>
•	「特長」の $I_{off}$ 箇条書き項目を更新 .....	<b>1</b>
•	「特長」の一覧に軍事利用についての免責事項を追加 .....	<b>1</b>
•	アプリケーション 追加 .....	<b>1</b>
•	「製品情報」表 追加 .....	<b>1</b>
•	Added Handling Ratings table. ....	<b>7</b>
•	Changed MAX operating temperature to 125°C. ....	<b>8</b>
•	Added Thermal Information table. ....	<b>9</b>
•	Added –40°C TO 125°C to Electrical Characteristics table .....	<b>10</b>
•	Added data to –40°C TO 85°C Switching Characteristics table .....	<b>12</b>
•	Added Switching Characteristics table for –40°C to 125°C for SN74LVCH245A. ....	<b>12</b>

- Added data to Operating Characteristics table. .... 13
- 追加 Typical Characteristics. .... 13
- 追加 Detailed Description section. .... 16
- 追加 Application and Implementation section. .... 19


---

## 5 Pin Configuration and Functions


**SN54LVCH245A**  
20-Pin J or W Package  
Top View




**SN74LVCH245A**  
20-Pin Count DB, DGV, DW, NS or PW Package  
Top View



**SN54LVCH245A**  
20-Pin Count FK Package  
Top View




**SN74LVCH245A**  
20-Pin Count RGY Package  
Top View




**Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME		
1	DIR	I	Direction select
2	A1	I/O	A1 input or output
3	A2	I/O	A2 input or output
4	A3	I/O	A3 input or output
5	A4	I/O	A4 input or output
6	A5	I/O	A5 input or output
7	A6	I/O	A6 input or output
8	A7	I/O	A7 input or output
9	A8	I/O	A8 input or output
10	GND	—	Ground
11	Y8	I/O	Y8 input or output
12	Y7	I/O	Y7 input or output
13	Y6	I/O	Y6 input or output
14	Y5	I/O	Y5 input or output
15	Y4	I/O	Y4 input or output
16	Y3	I/O	Y3 input or output
17	Y2	I/O	Y2 input or output
18	Y1	I/O	Y1 input or output
19	$\overline{\text{OE}}$	I	Output enable, active low
20	V <sub>CC</sub>	—	Positive Supply

**ZQN PACKAGE  
(TOP VIEW)**

**Pin Assignments: ZQN Package**

	1	2	3	4
A	A1	DIR	V <sub>CC</sub>	$\overline{OE}$
B	A3	B2	A2	B1
C	A5	A4	B4	B3
D	A7	B6	A6	B5
E	GND	A8	B8	B7

**ZXY PACKAGE  
(TOP VIEW)**

**Pin Assignments: ZXY Package**

	1	2	3	4	5
A	A7	A6	A4	A2	DIR
B	A8	A5	A3	A1	V <sub>CC</sub>
C	GND	B6	B4	B2	$\overline{OE}$
D	B8	B7	B5	B3	B1

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range, $V_{CC}$		-0.5	6.5	V
Input voltage range, $V_I$ <sup>(2)</sup>		-0.5	6.5	V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ <sup>(2)</sup>		-0.5	6.5	V
Voltage range applied to any output in the high or low state, $V_O$ <sup>(2)(3)</sup>		-0.5	$V_{CC} + 0.5$	V
Input clamp current, $I_{IK}$	$V_I < 0$		-50	mA
Output clamp current, $I_{OK}$	$V_O < 0$		-50	mA
Continuous output current, $I_O$			±50	mA
Continuous current through $V_{CC}$ or GND			±100	mA
Operating virtual junction temperature, $T_j$			150	°C
Storage temperature range, $T_{stg}$		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

		MIN	MAX	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions: SN74LVCH245A

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	Operating	1.65	3.6	V
		Data retention only	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
V <sub>I</sub>	Input voltage	0	5.5	V	
V <sub>O</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	V
		Tri-state	0	5.5	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65 V		–4	mA
		V <sub>CC</sub> = 2.3 V		–8	
		V <sub>CC</sub> = 2.7 V		–12	
		V <sub>CC</sub> = 3 V		–24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		4	mA
		V <sub>CC</sub> = 2.3 V		8	
		V <sub>CC</sub> = 2.7 V		12	
		V <sub>CC</sub> = 3 V		24	
Δt/Δv	Input transition rise or fall rate		10	ns/V	
T <sub>A</sub>	Operating free-air temperature	–40	125	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. For more information, see the [Implications of Slow or Floating CMOS Inputs](#) application report.



## 6.4 Recommended Operating Conditions: SN54LVCH245A

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V			V
		V <sub>CC</sub> = 2.3 V to 2.7 V			
		V <sub>CC</sub> = 2.7 V to 3.6 V	2		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V			V
		V <sub>CC</sub> = 2.3 V to 2.7 V			
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
V <sub>I</sub>	Input voltage	0	5.5	V	
V <sub>O</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	V
		Tri-state	0	5.5	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 1.65 V			mA
		V <sub>CC</sub> = 2.3 V			
		V <sub>CC</sub> = 2.7 V		-12	
		V <sub>CC</sub> = 3 V		-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V			mA
		V <sub>CC</sub> = 2.3 V			
		V <sub>CC</sub> = 2.7 V		12	
		V <sub>CC</sub> = 3 V		24	
Δt/Δv	Input transition rise or fall rate		10	ns/V	
T <sub>A</sub>	Operating free-air temperature	-55	125	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. For more information, see the [Implications of Slow or Floating CMOS Inputs](#) application report.

## 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	SN74LVCH245A									UNIT
	DB	DGV	DW	NS	PW	RGY	ZQN	ZXY		
	20 PINS									
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	94.5	114.7	88.3	74.7	102.5	41.4	129.3	123.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	56.2	29.8	51.1	40.5	35.9	47.7	75.3	58.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	49.7	56.2	50.9	42.3	53.5	17.1	77.6	74.8	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.1	0.8	20.0	14.3	2.2	1.4	2.6	2.0	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	49.2	55.5	50.5	41.9	52.9	17.1	73.2	74.4	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	9.8	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics: SN74LVCH245A

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	–40°C TO 85°C			–40°C TO 125°C			UNIT	
			MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX		
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = –100 μA	1.65 V to 3.6 V	V <sub>CC</sub> – 0.2			V <sub>CC</sub> – 0.2			V	
	I <sub>OH</sub> = –4 mA	1.65 V	1.2			1.2				
	I <sub>OH</sub> = –8 mA	2.3 V	1.7			1.7				
	I <sub>OH</sub> = –12 mA	2.7 V	2.2			2.2				
		3 V	2.4			2.4				
I <sub>OH</sub> = –24 mA	3 V	2.2			2.2					
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V	0.2			0.20			V	
	I <sub>OL</sub> = 4 mA	1.65 V	0.45			0.45				
	I <sub>OL</sub> = 8 mA	2.3 V	0.7			0.7				
	I <sub>OL</sub> = 12 mA	2.7 V	0.4			0.4				
	I <sub>OL</sub> = 24 mA	3 V	0.55			0.55				
I <sub>I</sub> Input current	Control inputs: V <sub>I</sub> = 0 to 5.5 V	3.6 V	±5			±5			μA	
I <sub>off</sub> Input and output power-off leakage current	V <sub>I</sub> or V <sub>O</sub> = 5.5 V	0 V	±10			±20			μA	
I <sub>I(hold)</sub> Input hold current	V <sub>I</sub> = 0.58 V	1.65 V	25			25			μA	
	V <sub>I</sub> = 1.07 V		–25			–25				
	V <sub>I</sub> = 0.7 V	2.3 V	45			45				
	V <sub>I</sub> = 1.7 V		–45			–45				
	V <sub>I</sub> = 0.8 V	3 V	75			75				
	V <sub>I</sub> = 2 V		–75			–75				
V <sub>I</sub> = 0 to 3.6 V <sup>(2)</sup>	3.6 V	±500			±500					
I <sub>OZ</sub> <sup>(3)</sup> High-impedance state output current	V <sub>O</sub> = 0 V or (V <sub>CC</sub> to 5.5 V)	2.3 V to 3.6 V	±5			±15			μA	
I <sub>CC</sub> Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0	3.6 V	10			10			μA
	3.6 V ≤ V <sub>I</sub> ≤ 5.5 V <sup>(4)</sup>	I <sub>O</sub> = 0	3.6 V	10			10			
ΔI <sub>CC</sub> Supply-current change	One input at V <sub>CC</sub> – 0.6 V, other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	500			500			μA	
C <sub>I</sub> Input capacitance	Control inputs: V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	4						pF	
C <sub>io</sub> Input and output capacitance	A or B port: V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	5.50						pF	

 (1) All typical values are V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) The bus-hold maximum dynamic current requirement to switch the input from one state to another state.

 (3) For the total leakage current in an I/O port, see the I<sub>I(hold)</sub> specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the I<sub>OZ</sub> specification for the input voltage conditions V<sub>I</sub> = 0 V or V<sub>I</sub> = V<sub>CC</sub> to 5.5 V. A bus-hold current with an input voltage greater than V<sub>CC</sub> is negligible.

(4) This only applies when in a disabled state.

## 6.7 Electrical Characteristics: SN54LVCH245A

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = –100 μA	2.7 V to 3.6 V	V <sub>CC</sub> – 0.2			V	
	I <sub>OH</sub> = –12 mA	2.7 V	2.2				
		3 V	2.4				
		3 V	2.2				
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 100 μA	2.7 V to 3.6 V	0.2			V	
	I <sub>OL</sub> = 12 mA	2.7 V	0.4				
	I <sub>OL</sub> = 24 mA	3 V	0.55				
I <sub>i</sub> Input current	Control inputs: V <sub>i</sub> = 0 to 5.5 V	3.6 V	±5			μA	
I <sub>i(hold)</sub> Input hold current	V <sub>i</sub> = 0.8 V	3 V	75			μA	
	V <sub>i</sub> = 2 V		–75				
	V <sub>i</sub> = 0 to 3.6 V <sup>(2)</sup>	3.6 V	±500				
I <sub>OZ</sub> <sup>(3)</sup> High-impedance state output current	V <sub>O</sub> = 0 V or (V <sub>CC</sub> to 5.5 V)	2.3 V to 3.6 V	±15			μA	
I <sub>CC</sub> Supply current	V <sub>i</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0	3.6 V	10			μA
	3.6 V ≤ V <sub>i</sub> ≤ 5.5 V <sup>(4)</sup>	I <sub>O</sub> = 0	3.6 V	10			
ΔI <sub>CC</sub> Supply-current change	One input at V <sub>CC</sub> – 0.6 V, other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V	500			μA	
C <sub>i</sub> Input capacitance	Control inputs: V <sub>i</sub> = V <sub>CC</sub> or GND	3.3 V	4			12	pF
C <sub>io</sub> Input and output capacitance	A or B port: V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	5.5			12	pF

(1) All typical values are V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) The bus-hold maximum dynamic current requirement to switch the input from one state to another state.

(3) For the total leakage current in an I/O port, see the I<sub>i(hold)</sub> specification for the input voltage condition 0 V < V<sub>i</sub> < V<sub>CC</sub>, and the I<sub>OZ</sub> specification for the input voltage conditions V<sub>i</sub> = 0 V or V<sub>i</sub> = V<sub>CC</sub> to 5.5 V. A bus-hold current with an input voltage greater than V<sub>CC</sub> is negligible.

(4) This only applies when in a disabled state.

### 6.8 Switching Characteristics: SN74LVCH245A, –40°C TO 85°C

 over recommended operating free-air temperature range (unless otherwise noted) (see [Parameter Measurement Information](#))

PARAMETER	TEST CONDITIONS	$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	Propagation delay time Input A or B to B or A output		12.7		8.3		7.3	1.5	6.3	ns
$t_{en}$	Enable time Input $\overline{OE}$ to A or B output		15.3		10.5		9.5	1.5	8.5	ns
$t_{dis}$	Disable time Input $\overline{OE}$ to A or B output		17		9.5		8.5	1.5	7.5	ns
$t_{sk(o)}$	Output skew		1		1		1		1	ns

### 6.9 Switching Characteristics: SN74LVCH245A, –40°C TO 125°C

 over recommended operating free-air temperature range (unless otherwise noted) (see [Parameter Measurement Information](#))

PARAMETER	TEST CONDITIONS	$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	Propagation delay time Input A or B to B or A output		13.7		9.1		7.8	1.5	6.7	ns
$t_{en}$	Enable time Input $\overline{OE}$ to A or B output		16.8		12		10	1.5	9.1	ns
$t_{dis}$	Disable time Input $\overline{OE}$ to A or B output		18		10.5		8.7	1.5	7.8	ns
$t_{PLH}$	Propagation delay time (low-level to high-level output) Input A to Y output $C_L = 50\text{ pF}$	5.4	7.5	1	8.5	1	8.5	1	9.5	ns
$t_{PHL}$	Propagation delay time (high-level to low-level output) Input A to Y output $C_L = 50\text{ pF}$	5.4	7.5	1	8.5	1	8.5	1	9.5	
$t_{PZH}$	Enable time (to high level) Input $\overline{OE}$ to Y output $C_L = 50\text{ pF}$	6.2	9.3	1	10.5	1	10.5	1	11.5	ns
$t_{PZL}$	Enable time (to low level) Input $\overline{OE}$ to Y output $C_L = 50\text{ pF}$	6.2	9.3	1	10.5	1	10.5	1	11.5	
$t_{PHZ}$	Disable time (to high level) Input $\overline{OE}$ to Y output $C_L = 50\text{ pF}$	6.7	9.2	1	10.5	1	10.5	1	11	ns
$t_{PLZ}$	Disable time (to low level) Input $\overline{OE}$ to Y output $C_L = 50\text{ pF}$	6.7	9.2	1	10.5	1	10.5	1	11	
$t_{sk(o)}$	Output skew $C_L = 50\text{ pF}$		1 <sup>(1)</sup>		1		1		1	ns

(1) With products compliant to MIL-PRF-38535, this parameter does not apply.

### 6.10 Switching Characteristics: SN54LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see [Parameter Measurement Information](#))



PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX		
t <sub>pd</sub>	Propagation delay time	Input A or B to B or A output		8	1	7	ns
t <sub>en</sub>	Enable time	Input $\overline{OE}$ to A or B output		9.5	1	8.5	ns
t <sub>dis</sub>	Disable time	Input $\overline{OE}$ to A or B output		8.5	1	7.5	ns

### 6.11 Operating Characteristics

T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
		TYP	TYP	TYP		
C <sub>pd</sub>	Power dissipation capacitance per transceiver f = 10 MHz	Outputs enabled	42	43	47	pF
		Outputs disabled	1	1	2	

### 6.12 Typical Characteristics



## 7 Parameter Measurement Information

- (1)  $C_L$  includes probe and jig capacitance.




图 3. Load Circuit

表 1. Test Load Switch Position

TEST	S <sub>1</sub>
t <sub>PLH</sub> / t <sub>PHL</sub>	Open
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND

表 2. Test and Measurement Conditions

V <sub>CC</sub>	INPUTS		V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>L</sub>	R <sub>L</sub>	V <sub>Δ</sub>
	V <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>					
1.8 V ± 0.15 V	V <sub>CC</sub>	≤ 2 ns	V <sub>CC</sub> / 2	2 × V <sub>CC</sub>	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	V <sub>CC</sub>	≤ 2 ns	V <sub>CC</sub> / 2	2 × V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V

- (1) Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- (2) t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- (3) t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.




图 4. Voltage Waveforms Enable and Disable Times Low- and High-Level Enabling






图 5. Voltage Waveforms Pulse Duration

- (1) t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.



⊠ 6. Voltage Waveforms Setup and Hold Times



⊠ 7. Voltage Waveforms Propagation Delay Times Inverting and Noninverting Outputs

## 8 Detailed Description


### 8.1 Overview

The SN54LVCH245A octal bus transceiver is designed for a 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVCH245A octal bus transceiver is designed for a 1.65-V to 3.6-V  $V_{CC}$  operation. Inputs can be driven from either the 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V or 5-V system environment.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device, so the buses are effectively isolated.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs which prevents damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{OE}$  or DIR, so use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads, so routing and load conditions should be taken into consideration to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The power output of the device must be limited to avoid thermal runaway and damage caused by over-current. Follow the electrical and thermal limits defined in the [Absolute Maximum Ratings](#) at all times.

#### 8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance, and these inputs are typically modeled as a resistor in parallel with the input capacitance given in the [Electrical Characteristics: SN74LVCH245A](#). The worst case resistance is calculated with the maximum input voltage, given in the [Absolute Maximum Ratings](#), and the maximum input leakage current, given in the [Electrical Characteristics: SN74LVCH245A](#), using ohm's law ( $R = V \div I$ ).



## Feature Description (continued)


Signals applied to the inputs need to have fast edge rates, as defined by  $\Delta t/\Delta v$  in [Recommended Operating Conditions: SN54LVCH245A](#) to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

### 8.3.3 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as depicted in [Figure 8](#).

**注意**

Voltages beyond the values specified in the [Absolute Maximum Ratings](#) table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



**Figure 8. Electrical Placement of Clamping Diodes for Each Input and Output**

### 8.3.4 Bus-Hold Data Inputs

Each data input on this device includes a weak latch that maintains a valid logic level on the input. The state of these latches is unknown at startup and remains unknown until the input has been forced to a valid high or low state. After data has been sent through a channel, the latch then maintains the previous state on the input if the line is left floating.


**注**

It is highly recommended to not use pull-up or pull-down resistors together with a bus-hold input.

Bus-hold data inputs prevent floating inputs on this device. The [Implications of Slow or Floating CMOS Inputs application report](#) explains the problems associated with leaving CMOS inputs floating.

These latches remain active at all times, independent of output disable signals such as direction selection or output enables.

The [Bus-Hold Circuit application report](#) has additional details regarding bus-hold inputs.



**Figure 9. Simplified Schematic For Device With Bus-Hold Data Inputs**

## Feature Description (continued)

### 8.3.5 Partial Power Down ( $I_{off}$ )

The inputs and outputs for this device enter a high-impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by  $I_{off}$  in the [Electrical Characteristics: SN74LVCH245A](#).

### 8.3.6 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage, as long as the input signals remain below the maximum input voltage value specified in the [Recommended Operating Conditions: SN54LVCH245A](#).

### 8.3.7 Output Enable

This device has an output enable (OE) pin that functions according to . When the outputs of the device are disabled, they are placed into a high impedance state where it will neither source nor sink current. High-impedance outputs are also commonly referred to as three-state or tri-state outputs. The maximum leakage for the output in this state is defined by  $I_{OZ}$  in the [Electrical Characteristics: SN74LVCH245A](#) table.

## 8.4 Device Functional Modes

表 3. Function Table

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## 9 Application and Implementation

### 9.1 Application Information

The SN74LVCH245A device is a high-drive CMOS device with bus-hold inputs that can be used for a multitude of bus interface type applications where the data needs to be transmitted and received. The device's output can produce 24 mA of drive current at 3.3 V. Therefore, this device is ideal for driving multiple outputs and for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant which allows the devices to translate down to  $V_{CC}$ .

Figure 10 shows a typical down-translation application in which the device is being used with a fixed direction to reduce an 8-bit 5-V bus to an 8-bit 1.8-V bus.

Figure 11 shows a typical application in which a bus must switch directions for data transfer between a master and a slave device. The SN74LVCH245A allows either  $V_{CC1}$  or  $V_{CC3}$  to be shut down completely because it has bus-hold inputs that maintains valid states on the floating lines. In this example,  $V_{CC1}$ ,  $V_{CC2}$ , and  $V_{CC3}$  all have the same value, but each supply can be delivered by a separate source.

Figure 12 shows a functional diagram for a single channel of the device, including the bus-hold, direction, and output enable logic components. When the direction is set as 'A to B,' the buffer labeled 'A' is disabled and the buffer labeled 'B' is enabled. When the direction is set as 'B to A,' the buffer labeled 'B' is disabled and the buffer labeled 'A' is enabled. When the output enable pin is deasserted, the buffers labeled 'A' and 'B' are both disabled. The bus-hold circuitry remains active at all times.

### 9.2 Typical Application




Figure 10. Typical Down-Translation Application




Figure 11. Typical Direction Controlled Application




Figure 12. Equivalent Internal Schematic Including Bus-Hold Inputs

## Typical Application (continued)

### 9.2.1 Design Requirements

This device uses CMOS technology and has a balanced output drive. Care should be taken to avoid bus contention because the device's output can drive currents that exceed maximum limits. The high drive also creates fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

This device has bus-hold inputs, which are always active regardless of DIR or  $\overline{OE}$  input values. For more information, refer to the [Bus-Hold Data Inputs](#).

### 9.2.2 Detailed Design Procedure


#### 1. Recommended Input Conditions

- See ( $\Delta t/\Delta V$ ) in the [Recommended Operating Conditions: SN54LVCH245A](#) table for the input transition rate specification.
- See ( $V_{IH}$  and  $V_{IL}$ ) in the [Recommended Operating Conditions: SN54LVCH245A](#) table for the input voltage high level and input voltage low level specifications.
- The inputs are overvoltage tolerant. This allows them to rise up to 5.5 V at any valid  $V_{CC}$ .
- The inputs can be left floating. The internal bus-hold circuits maintains the last valid state at the inputs.

#### 2. Recommended Output Conditions

- Do not exceed 25 mA per output and 50 mA in total for the device.
- Do not pull outputs above  $V_{CC}$ .

### 9.2.3 Application Curves



✶ 13.  $I_{CC}$  vs Frequency

## 10 Power Supply Recommendations

The [Recommended Operating Conditions: SN54LVCH245A](#) table shows the power supply can be any voltage between the minimum and maximum supply voltage rating that are listed.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu\text{F}$  is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu\text{F}$  or 0.022  $\mu\text{F}$  is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different noise frequencies. A 0.1  $\mu\text{F}$  and a 1  $\mu\text{F}$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines


When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused. For example, when two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

⊠ 14 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or  $V_{CC}$ , the deciding factor is based on whichever makes more sense or is more convenient at the time. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, then asserting the output enable pin will disable the output section of the part. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 11.2 Layout Example

⊠ 14 shows an example layout for the ZXY package. This package has a 0.5-mm pitch and requires either micro-vias or very small traces to access the center pins. In this example, 4-mil vias with 10-mil pads are used to access the center pins. All pins are connected by 5-mil traces except for the supply pins which use 10-mil traces.



⊠ 14. Example Layout of ZXY Package

## 12 デバイスおよびドキュメントのサポート

### 12.1 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 4. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
SN54LVCH245A	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>
SN74LVCH245A	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>	<a href="#">ここをクリック</a>

### 12.2 商標

All trademarks are the property of their respective owners.

### 12.3 静電気放電に関する注意事項



これらのデバイスは、限定的なESD (静電破壊) 保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.4 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9754301Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301Q2A SNJ54LVCH 245AFK	<a href="#">Samples</a>
5962-9754301QRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	<a href="#">Samples</a>
5962-9754301QSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	<a href="#">Samples</a>
5962-9754301V2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301V2A SNV54LVCH 245AFK	<a href="#">Samples</a>
5962-9754301VRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301VR A SNV54LVCH245AJ	<a href="#">Samples</a>
5962-9754301VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301VS A SNV54LVCH245AW	<a href="#">Samples</a>
SN74LVCH245ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245ADBRE4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH245A	<a href="#">Samples</a>
SN74LVCH245ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH245A	<a href="#">Samples</a>
SN74LVCH245ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH245A	<a href="#">Samples</a>
SN74LVCH245APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245APWE4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVCH245APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245APWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LCH245A	<a href="#">Samples</a>
SN74LVCH245ARGYRG4	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LCH245A	<a href="#">Samples</a>
SNJ54LVCH245AFK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301Q2A SNJ54LVCH 245AFK	<a href="#">Samples</a>
SNJ54LVCH245AJ	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	<a href="#">Samples</a>
SNJ54LVCH245AW	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54LVCH245A, SN54LVCH245A-SP, SN74LVCH245A :**

- Catalog : [SN74LVCH245A](#), [SN54LVCH245A](#)
  
- Military : [SN54LVCH245A](#)
  
- Space : [SN54LVCH245A-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
  
- Military - QML certified for Military and Defense Applications
  
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCH245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCH245ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVCH245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVCH245APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVCH245APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH245ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LVCH245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCH245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCH245APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVCH245APWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LVCH245APWT	TSSOP	PW	20	250	356.0	356.0	35.0
SN74LVCH245ARGYR	VQFN	RGY	20	3000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-9754301Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9754301V2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9754301VSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74LVCH245ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVCH245APW	PW	TSSOP	20	70	530	10.2	3600	3.5
SN74LVCH245APWE4	PW	TSSOP	20	70	530	10.2	3600	3.5
SNJ54LVCH245AFK	FK	LCCC	20	55	506.98	12.06	2030	NA

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20



4220206/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# DB0020A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT


DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## GENERIC PACKAGE VIEW

**RGY 20**

**VQFN - 1 mm max height**

3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225264/A





4225320/A 09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RGY0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4225320/A 09/2019

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGY0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 21  
 78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:20X

4225320/A 09/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## GENERIC PACKAGE VIEW

**FK 20**

**LCCC - 2.03 mm max height**

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4229370VA\

# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated