

Fault-Protected RS-485 Transceivers With Extended Common-Mode Range

Check for Samples: SN65HVD1792-EP

FEATURES

- Bus-Pin Fault Protection to > ±70 V
- Common-Mode Voltage Range (-20 V to 25 V) More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection
 - ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
 - Low Standby Supply Current, 1 μA Typ
 - I_{cc} 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation

APPLICATIONS

• Designed for RS-485 and RS-422 Networks


SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

DESCRIPTION

The SN65HVD1792 is designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. It is also robust to ESD events, with high levels of protection to human-body model specifications.

The SN65HVD1792 combines a differential driver and a differential receiver, which operate from a single power supply. The SN65HVD1792 is characterized from –40°C to 105°C.



ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
40°C to 105°C	SOIC - D	SN65HVD1792TDREP		V62/13620-01XE
–40°C to 105°C	30IC - D	SN65HVD1792TDEP	1792EP	V62/13620-01XE-T

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION

DRIVER FUNCTION TABLE

Input	Enable	Outputs		
D	DE	Α	В	
Н	н	Н	L	Actively drive bus high
L	н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default

RECEIVER FUNCTION TABLE

Differential Input	Enable	Output	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus high
$V_{\rm IT-} < V_{\rm ID} < V_{\rm IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus low
Х	н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

D Package (Top View)


_			_
NC 🖂	1	14	⊥ V _{cc}
R 🖂	2	13	⊥ v _{cc}
RE 🗆	3	12	□
DE 🖂	4	11	🗆 В
D 🖂	5	10	⊐⊐ z
GND 🖂	6	9	ш ү
GND 🞞	7	8	⊐ NC

NC - No internal connection

Pins 6 and 7 are connected together internally.

Pins 13 and 14 are connected together internally.





SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

			VALUE	UNIT
V _{CC}	Supply voltage		–0.5 to 7	V
	Voltage range at bus pins	A, B pins	-70 to 70	V
	Input voltage range at any logic pin		-0.3 to V _{CC} + 0.3	V
	Transient overvoltage pulse through 100 Ω per TIA-485		-100 to 100	V
	Receiver output current	-24 to 24	mA	
TJ	Junction temperature		170	°C
	IEC 60749-26 ESD (human-body model), bus terminals and GND		±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), bus terminals	and GND	±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), all pins	±4	kV	
	JEDEC Standard 22, Test Method C101 (charged-device model), all pins	±2	kV	
	JEDEC Standard 22, Test Method A115 (machine model), all pins	±400	V	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		SN65HVD1792-EP	
	THERMAL METRIC ⁽¹⁾	D	UNITS
		14 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	70.8	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	29.4	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	25.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	8.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	25	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
VI	Input voltage at any bus terminal (separately or common mode) ⁽¹⁾	-20		25	V
V _{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)	2		V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)	0		0.8	V
V _{ID}	Differential input voltage	-25		25	V
	Output current, driver	-60		60	mA
I _O	Output current, receiver	-8		8	mA
RL	Differential load resistance	54	60		Ω
CL	Differential load capacitance		50		pF
1/t _{UI}	Signaling rate			1	Mbps
T _A	Operating free-air temperature (see application section for thermal information)	-40		105	°C
TJ	Junction temperature	-40		150	°C

(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TES	TEST CONDITIONS		TYP	MAX	UNIT		
	Driver differential output voltage	RS-485 with common-mode load, V_{CC} > 4.75 V, See Figure 1				1.37			
V _{OD}	magnitude	$R_L = 54~\Omega,~4.75~V \leq V_{CC}$	≤ 5.25 V	1.5	2		V		
		$R_{L} = 100 \Omega, 4.75 V \le V_{CO}$	_C ≤ 5.25 V	2	2.5				
Δ V _{OD}	Change in magnitude of driver differential output voltage	$R_L = 54 \Omega$		-0.2	0	0.2	V		
V _{OC(SS)}	Steady-state common-mode output voltage			1	$V_{CC}/2$	3	V		
ΔV _{OC}	Change in differential driver output common-mode voltage			-100	0	100	mV		
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two $27-\Omega$ load	Center of two 27- Ω load resistors, See Figure 2				mV		
C _{OD}	Differential output capacitance				23		pF		
V _{IT+}	Positive-going receiver differential input voltage threshold				-100	-10	mV		
V _{IT-}	Negative-going receiver differential input voltage threshold	V_{CM} = -20 V to 25 V		-205	-150		mV		
V _{HYS}	Receiver differential input voltage threshold hysteresis ($V_{IT+} - V_{IT-}$)			30	50		mV		
V _{OH}	Receiver high-level output voltage	$I_{OH} = -8 \text{ mA}$		2.4	V _{CC} - 0.3		V		
		I _{OH} = -400 μA		4					
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA			0.2	0.5	V		
h	Driver input, driver enable, and receiver enable input current			-100		100	μA		
I _{oz}	Receiver output high-impedance current	$V_0 = 0 \text{ V or } V_{CC}, \overline{RE} \text{ at } V_{CC}$		-1		1	μA		
I _{OS}	Driver short-circuit output current			-250		250	mA		
	Pup input ourrent (dischled driver)	V _{CC} = 4.5 to 5.5 V or	V _I = 12 V		75	125			
II.	Bus input current (disabled driver)	$V_{CC} = 0 V$, DE at 0 V	V ₁ = -7 V	-100	-40		μA		



SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS			TYP	MAX	UNIT	
I _{CC}		Driver and receiver enabled	$\begin{array}{l} DE=V_{CC},\\ RE=GND,\\ no \ load \end{array}$			4	6.3		
		Driver enabled, receiver disabled	$\begin{array}{l} DE=V_{CC},\\ RE=V_{CC},\\ no \ load \end{array}$			3	5.2	mA	
	Supply current (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4.3		
		Driver and receiver	DE = GND, D = open	T _J = -40°C to 105°C		0.5	5.2	μA	
		disabled	$RE = V_{CC}$, no load	T _J = 150°C		15	29	μ, ι	
	Supply current (dynamic)	See TYPICAL CH	See TYPICAL CHARACTERISTICS section						

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
DRIVER						· · ·	
t _r , t _f	Driver differential output rise/fall time			50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_1 = 54 \Omega, C_1 = 50$	nF. See Figure 3			200	ns
t _{SK(P)}	Driver differential output pulse skew, $ t_{PHL} - t_{PLH} $					29	ns
t _{PHZ} , t _{PLZ}	Driver disable time					3	μs
		Receiver enabled	See Figure 4 and Figure 5			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	i iguio o			10	μs
		Receiver enabled	$V_{CM} > V_{CC}$		500		ns
RECEIVER							
t _r , t _f	Receiver output rise/fall time				4	15	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _I = 15 pF, See Fig	ure 6		100	200	ns
t _{SK(P)}	Receiver output pulse skew, t _{PHL} – t _{PLH}				6	20	ns
t _{PLZ} , t _{PHZ}	Receiver disable time	Driver enabled, See Figure 7			15	100	ns
t _{PZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled, See Figure 7			80	300	ns
$t_{PZL(2)}, t_{PZH(2)}$		Driver disabled, See		3	9	μs	


TEXAS INSTRUMENTS

www.ti.com

SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.










Figure 2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load







NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load


SN65HVD1792-EP



www.ti.com

SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load





Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays

SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013




PARAMETER MEASUREMENT INFORMATION (continued)

Figure 7. Measurement of Receiver Enable/Disable Times With Driver Enabled

TEXAS INSTRUMENTS


www.ti.com

SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013




PARAMETER MEASUREMENT INFORMATION (continued)

Figure 8. Measurement of Receiver Enable Times With Driver Disabled





SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013




SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

ADDITIONAL OPTIONS

The SN65HVD1792 also has options for J1708 applications, for always-enabled full-duplex versions (industrystandard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

PART NUMBER	SN65HVD1792				
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST		
Half-duplex (176 pinout)	85	86	87		
Full-duplex no enables (179 pinout)	88	89	90		
Full-duplex with enables (180 pinout)	91	92	93		
Half-duplex with cable invert	94	95	96		
Full-duplex with cable invert and enables	97	98	99		
J1708	08	09	10		





APPLICATION INFORMATION

Hot-Plugging

The SN65HVD1792 is designed to operate in "hot swap" or "hot pluggable" applications. Key features for hotpluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 9, an internal Power-On Reset circuit keeps the driver outputs in a highimpedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device **FUNCTION TABLE**, the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.



SLLSEG8A - AUGUST 2013 - REVISED AUGUST 2013

www.ti.com

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the SN65HVD1792, receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200 mV, and must output a Low when the V_{ID} is more negative than -200 mV. The SN65HVD1792 receiver parameters which determine the failsafe performance are V_{IT+} and V_{IT-} and V_{HYS}. In the *Electrical Characteristics* table, V_{IT-} has a typical value of -150 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of V_{IT+} is -100mV, and V_{IT+} is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the V_{IT+} threshold, and the receiver output will be High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

For the SN65HVD1792, the typical noise immunity is typically about 150 mV, which is the negative noise level needed to exceed the V_{IT} threshold (V_{IT} TYP = -150 mV). In the worst case, the failsafe noise immunity is never less than 40 mV, which is set by the maximum positive threshold (V_{IT+} MAX = -10mV) plus the minimum hysteresis voltage (V_{HYS} MIN = 30 mV).

70-V Fault-Protection

The SN65HVD1792 is designed to survive bus pin faults up to \pm 70V. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

- 1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

POWER	DE	D	Α	В	RESULTS
OFF	Х	Х	-70V < V _A < 70V	-70V < V _B < 70V	Device survives
ON	LO	Х	-70V < V _A < 70V	-70V < V _B < 70V	Device survives
ON	HI	L	-70V < V _A < 70V	-70V < V _B < 30V	Device survives
ON	HI	L	$-70V < V_A < 70V$	30V < V _B	Damage may occur
ON	HI	Н	$-70V < V_A < 30V$	$-70V < V_{B} < 30V$	Device survives
ON	HI	Н	30V < V _A	-70V < V _B < 30V	Damage may occur

Table	1.	Device	Conditions
-------	----	--------	------------



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
SN65HVD1792TDEP	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	1792EP	Samples
SN65HVD1792TDREP	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	1792EP	Samples
V62/13620-01XE	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	1792EP	Samples
V62/13620-01XE-T	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	1792EP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1792-EP :

• Catalog: SN65HVD1792

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product




TEXAS

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1792TDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1792TDREP	SOIC	D	14	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD1792TDEP	D	SOIC	14	50	506.6	8	3940	4.32
V62/13620-01XE-T	D	SOIC	14	50	506.6	8	3940	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated