



Sample &

Buy







TLV3691

SBOS694A - DECEMBER 2013-REVISED NOVEMBER 2015

TLV3691 0.9-V to 6.5-V, Nanopower Comparator

1 Features

Fexas

Instruments

- Low Quiescent Current: 75 nA
- Wide Supply:
 - 0.9 V to 6.5 V
 - ±0.45 V to ±3.25 V
- MicroPackages: DFN-6 (1 mm × 1 mm), 5-Pin **SC70**
- Input Common-Mode Range Extends 100 mV **Beyond Both Rails**
- Response Time: 24 µs
- Low Input Offset Voltage: ±3 mV
- **Push-Pull Output**
- Industrial Temperature Range: • -40°C to 125°C

2 Applications

- Overvoltage and Undervoltage Detection
- Window Comparators
- **Overcurrent Detection**
- Zero-Crossing Detection
- System Monitoring:
 - Smart Phones
 - Tablets
 - Industrial Sensors
 - **Portable Medical**

3 Description

The TLV3691 offers a wide supply range, low quiescent current 150 nA (maximum), and rail-to-rail inputs. All of these features come in industry-standard and extremely small packages, making this device an excellent choice for low-voltage and low-power applications for portable electronics and industrial systems.

Available as a single channel, the low-power, wide supply, and temperature range makes this device flexible enough to handle almost any application from consumer to industrial. The TLV3691 is available in SC70-5 and 1-mm × 1-mm DFN-6 packages. This device is specified for operation across the expanded industrial temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL\/2604	SC70 (5)	1.25 mm × 2.00 mm
1203091	X2SON (6)	1.00 mm × 1.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Nano-Power Operation



2

Table of Contents

1	Feat	ures 1						
2	Арр	lications 1						
3	Description 1							
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications 4						
	6.1	Absolute Maximum Ratings 4						
	6.2	ESD Ratings 4						
	6.3	Recommended Operating Conditions 4						
	6.4	Thermal Information 4						
	6.5	Electrical Characteristics 5						
	6.6	Switching Characteristics 6						
	6.7	Typical Characteristics 7						
7	Deta	ailed Description 12						
	7.1	Overview 12						
	7.2	Functional Block Diagram 12						
	7.3	Feature Description 12						

	7.4	Device Functional Modes	12
8	App	lication and Implementation	13
	8.1	Application Information	13
	8.2	Typical Application	16
9	Pow	er Supply Recommendations	18
10	Laye	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	19
11	Dev	ice and Documentation Support	20
	11.1	Device Support	20
	11.2	Documentation Support	20
	11.3	Community Resources	20
	11.4	Trademarks	20
	11.5	Electrostatic Discharge Caution	20
	11.6	Glossary	21
12	Mec	hanical, Packaging, and Orderable	
	Infor	mation	<mark>21</mark>

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (December 2013) to Revision A

Added	ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section,	Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechar	nical, Packaging, and Orderable Information section



www.ti.com

Page

1



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION				
NAME	X2SON	SC70	1/0	DESCRIPTION			
GND	2	2	—	Ground			
IN+	1	1	I	Noninverting input			
IN-	3	3	I	Inverting input			
NC	5	_	_	No internal connection			
OUT	4	4	0	Output (push-pull)			
VCC	6	5	Ι	Positive power supply			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage			7	V
Signal input terminals	Voltage ⁽²⁾	(V–) – 0.5	(V+) + 0.5	V
	Current ⁽²⁾		±10	mA
Output short circuit ⁽³⁾		Continuous		mA
Temperature	Operating, T _A	-55	150	
	Junction, T _J		150	°C
	Storage, T _{stq}	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current-limited to 10 mA or less.

(3) Short-circuit to ground, one comparator per package.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Power supply voltage	0.9	6.5	V
Ambient Temperature, T _A	-40	125	°C

6.4 Thermal Information

		TLV		
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	DPF (X2SON)	UNIT
		5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	297.4	252.4	°C/W
R _{0JCtop}	Junction-to-case (top) thermal resistance	109.3	93.9	°C/W
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	74.4	192.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3	3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	73.6	203.8	°C/W
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

At $T_A = 25^{\circ}C$, $V_S = 0.9 V$	to 6.5 V, $V_{CM} = V_S/2$ and $C_L =$	= 15 pF, unless otherwise noted.
--	--	----------------------------------

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET VOLTAGE							
N ($T_A = 25^{\circ}C$		±3	±15	mV	
V _{OS}	Input offset voltage	$T_A = -40^{\circ}C$ to 125°C			±22	mV	
V _{HYS}	Hysteresis			17		mV	
dV _{OS} /dT	Input offset voltage drift	$T_A = -40^{\circ}C$ to 125°C			±70	µV/°C	
PSRR	Power-supply rejection ratio	$T_A = -40^{\circ}C$ to 125°C			2000	μV/V	
INPUT VO	LTAGE RANGE	+					
V _{CM}	Common-mode voltage range	$T_A = -40^{\circ}C$ to 125°C	(V−) − 0.1		(V+) + 0.1	V	
	Hysteresis			±17	. ,	mV	
INPUT BIA	SCURRENT						
		$T_A = 25^{\circ}C$		30	100	pА	
IB	Input bias current	$T_A = -40^{\circ}C$ to 125°C			20	nA	
los	Input offset current			8		pА	
CLOAD	Capacitive load drive		See Typical	Chara	cteristics		
OUTPUT	•				I		
	Voltage output swing from upper rail	$I_{O} = 2.5 \text{ mA}$, input overdrive $\geq 50 \text{ mV}$, $V_{S} = 6.5 \text{ V}$		155	165	mV	
		$I_{O} = 2.5 \text{ mA}$, input overdrive $\geq 50 \text{ mV}$, $V_{S} = 6.5 \text{ V}$, $T_{A} = -40^{\circ}\text{C}$ to 125°C			220	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 6.5 V		6	10	mV	
V _{OH}		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 6.5 V, T _A = -40°C to 125°C			20	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 0.9 V		70	75	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 0.9 V, T _A = -40°C to 125°C			80	mV	
		$I_{O} = 2.5 \text{ mA}$, input overdrive $\geq 50 \text{ mV}$, $V_{S} = 6.5 \text{ V}$		155	165	mV	
		$I_{O} = 2.5 \text{ mA}$, input overdrive $\geq 50 \text{ mV}$, $V_{S} = 6.5 \text{ V}$, $T_{A} = -40^{\circ}\text{C}$ to 125°C			220	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 6.5 V		6	10	mV	
V _{OL}	Voltage output swing from lower rail	$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 6.5 V, T _A = -40°C to 125°C			20	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 0.9 V		35	40	mV	
		$I_O \le 100 \ \mu$ A, input overdrive $\ge 50 \ m$ V, V _S = 0.9 V, T _A = -40°C to 125°C			45	mV	
	Short circuit sink current	$V_{S} = 6.5 V$, see <i>Typical Characteristics</i>		42		mA	
ISC	Short circuit source current	$V_{\rm S}$ = 6.5 V, see <i>Typical Characteristics</i>		35		mA	

Texas Instruments

www.ti.com

Electrical Characteristics (continued)

At $T_A = 25^{\circ}$ C, $V_S = 0.9$ V to 6.5 V, $V_{CM} = V_S/2$ and $C_L = 15$ pF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
POWER S	POWER SUPPLY								
Vs	Specified voltage range		0.9		6.5	V			
l _Q	Quiescent current (per channel)	$T_A = 25^{\circ}C$		75	150	nA			
		$T_A = -40^{\circ}C$ to $125^{\circ}C$			200	nA			
TEMPERATURE RANGE									
	Specified range		-40		125	°C			
	Operating range		-55		150	°C			
	Storage range		-65		150	°C			

6.6 Switching Characteristics

At $T_{\rm A}$ = 25°C, $V_{\rm S}$ = 0.9 V to 6.5 V, $V_{\rm CM}$ = V_{\rm S}/2 and $C_{\rm L}$ = 15 pF, unless otherwise noted.

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time	High-to-low	$V_{S} = 6.5 V$, Input overdrive = 50 mV		32		
			$V_{S} = 0.9 V$, Input overdrive = 50 mV	45			
			$V_{S} = 6.5 \text{ V}$, Input overdrive = 100 mV		24		μs
			$V_{S} = 0.9 V$, Input overdrive = 100 mV		35		
t _{PLH}		Low-to-high	$V_{S} = 6.5 V$, Input overdrive = 50 mV		32		
			$V_{S} = 0.9 V$, Input overdrive = 50 mV		40		
			$V_{S} = 6.5 \text{ V}$, Input overdrive = 100 mV		24		
			$V_{\rm S}$ = 0.9 V, Input overdrive = 100 mV		28		
t _R	Rise time	Input overdrive	e = 100 mV				
t _F	Fall time	Input overdrive	e = 100 mV		330		ns



6.7 Typical Characteristics



Typical Characteristics (continued)





Typical Characteristics (continued)



Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TLV3691 is a nano-power comparator with push-pull output. Operating from 0.9 V to 6.5 V and consuming a maximum quiescent current of only 200 nA over the temperature range from –40°C to 125°C, the TLV3691 is ideally suited for portable and industrial applications. The TLV3691 is available in the 5-pin SC70 and 6-pin DFN packages.

7.2 Functional Block Diagram



7.3 Feature Description

The TLV3691 features a nano-power comparator capable of operating at low voltages. The TLV3691 features a rail-to-rail input stage capable of operating up to 100 mV beyond each power supply rail. The TLV3691 also features a push-pull output stage with internal hysteresis.

7.4 Device Functional Modes

The TLV3691 has a single functional mode and is operational when the power supply voltage is greater than 0.9 V. The maximum power supply voltage for the TLV3691 is 6.5 V.

7.4.1 Nano-Power

The TLV3691 features nano-power operation. With a maximum of 150 nA of operating current at 25°C, the TLV3691 is ideally suited for portable and battery powered applications. With a maximum of 200 nA of operating current over the temperature range from -40°C to 125°C, the TLV3691 is also ideally suited for industrial applications and is a must have in every designer's toolbox.

7.4.2 Rail-to-Rail Inputs

The TLV3691 features an input stage capable of operating up to -100 mV beyond ground and 100 mV beyond the positive supply voltage, allowing for ease of use and flexible design options. Internal hysteresis of 17 mV (typical) allows for operation in noisy environments without the need for additional external components.

7.4.3 Push-Pull Output

The TLV3691 features a push-pull output, eliminating the need for an external pullup resistor and allows for nano-power operation across all operating conditions.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV3691 comparators feature rail-to-rail inputs and outputs on supply voltages as low as 0.9 V. The pushpull output stage is optimal for reduced power budget applications and features no shoot-through current. Low minimum supply voltages, common-mode input range beyond supply rails, and a typical supply current of 75 nA make the TLV3691 an excellent candidate for battery-operated and portable, handheld designs.

8.1.1 Comparator Inputs

The TLV3691 is a rail-to-rail input comparator, with an input common-mode range that exceeds the supply rails by 100 mV for both positive and negative supplies. The device is designed to prevent phase inversion when the input pins exceed the supply voltage. Figure 27 shows the device response when input voltages exceed the supply, resulting in no phase inversion.



Figure 27. No Phase Inversion: Comparator Response to Input Voltage (Propagation Delay Included)

8.1.2 External Hysteresis

The device hysteresis transfer curve is shown in Figure 28. This curve is a function of three components: V_{TH} , V_{OS} , and V_{HYST} .

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and V_{IN-}. This voltage is added to V_{TH} to form the actual trip point at which the comparator must respond to change output states.
- V_{HYST} is the internal hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise (17 mV for the TLV3691).



Application Information (continued)



Figure 28. Hysteresis Transfer Curve

8.1.2.1 Inverting Comparator With Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{CC}), as shown in Figure 29. When V_{IN} at the inverting input is less than V_A , the output voltage is high (for simplicity, assume V_O switches as high as V_{CC}). The three network resistors can be represented as R1 || R3 in series with R2. Equation 1 defines the high-to-low trip voltage (V_{A1}).

$$V_{A1} = V_{CC} \times \frac{R2}{(R1 \parallel R3) + R2}$$
 (1)

When V_{IN} is greater than V_A , the output voltage is low, very close to ground. In this case, the three network resistors can be presented as R2 || R3 in series with R1. Use Equation 2 to define the low to high trip voltage (V_{A2}) .

$$V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)}$$
(2)

Equation 3 defines the total hysteresis provided by the network.

$$\Delta V_{A} = V_{A1} - V_{A2} \tag{3}$$



Application Information (continued)



Figure 29. TLV3691 in an Inverting Configuration With Hysteresis

8.1.2.2 Noninverting Comparator With Hysteresis

× /

۱

A noninverting comparator with hysteresis requires a two-resistor network, as shown in Figure 30, and a voltage reference (V_{REF}) at the inverting input. When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise to V_{IN1} . Use Equation 4 to calculate V_{IN1} .

$$V_{\rm IN1} = R1 \times \frac{V_{\rm REF}}{R2} + V_{\rm REF}$$
(4)

When V_{IN} is high, the output is also high. For the comparator to switch back to a low state, V_{IN} must drop to V_{IN2} such that V_A is equal to V_{REF}. Use Equation 5 to calculate V_{IN2}.

$$V_{\rm IN2} = \frac{V_{\rm REF} \,(R1 + R2) - V_{\rm CC} \times R1}{R2}$$
(5)

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2} , as shown in Equation 6.

$$\Delta V_{\rm IN} = V_{\rm CC} \times \frac{\rm R1}{\rm R2}$$
(6)

Application Information (continued)



Figure 30. TLV3691 in a Noninverting Configuration With Hysteresis

8.1.3 Capacitive Loads

Under reasonable capacitive loads, the device maintains specified propagation delay (see *Typical Characteristics*). However, excessive capacitive loading under high switching frequencies may increase supply current, propagation delay, or induce decreased slew rate.

8.1.4 Setting the Reference Voltage

Using a stable reference when setting the transition point for the device is important. The REF3312, as shown in Figure 31, provides a 1.25-V reference voltage with low drift and only 3.9 µA of quiescent current.



Figure 31. Reference Voltage for the TLV3691

8.2 Typical Application

8.2.1 Window Comparator

Window comparators are commonly used to detect undervoltage and overvoltage conditions. Figure 32 illustrates a simple window comparator circuit.



TLV3691 SBOS694A – DECEMBER 2013 – REVISED NOVEMBER 2015

Typical Application (continued)



Figure 32. Window Comparator

8.2.1.1 Design Requirements

- Alert when an input signal is less than 1.25 V
- Alert when an input signal is greater than 3.3 V
- Alert signal is active low
- Operate from 5-V power supply
- Consume less than 1 µA over the temperature range from –40°C to 125°C

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 32. Connect V+ to a 5-V power supply. Connect V- to ground. Connect V_{TH-} to a 1.25-V voltage source; this can be a low power voltage reference such as REF3312. Connect V_{TH+} to a 3.3-V voltage source; this can be a low power voltage reference such as REF3333. Apply an input voltage at V_{IN}. V_{OUT} will be low when V_{IN} is less than 1.25 V or greater than 3.3 V. V_{OUT} will be high when V_{IN} is in the range of 1.25 V to 3.3 V.

8.2.1.3 Application Curve



Figure 33. Window Comparator Results

8.2.2 Overvoltage and Undervoltage Detection

The TLV3691 can be easily configured as and overvoltage and undervoltage detection circuit. Figure 34 illustrates an overvoltage and undervoltage detection circuit. This circuit can be configured to detect the validity of a bus voltage source. The outputs of the TLV3691 will transition low when the bus voltage is out of range.

 A bus voltage overvoltage condition is indicated when V_{OV} is low. V_{OV} will transition low according to Equation 7.

(7)

(8)

Typical Application (continued)

$$V_{BUS}x\left(\frac{R_A}{R_A+R_B+R_C}\right) > V_{TH}$$

• A bus voltage undervoltage condition is indicated when V_{UV} is low. V_{UV} will transition low according to Equation 8.

$$V_{BUS} x \! \left(\frac{R_A + R_B}{R_A + R_B + R_C} \right) \! < V_{TH}$$

 V_{OV} and V_{UV} will both be high when the bus voltage is within the desired range determined by Equation 7 and Equation 8.



Figure 34. Overvoltage and Undervoltage Detection

9 Power Supply Recommendations

The TLV3691 is specified for operation from 0.9 V to 6.5 V. Many specifications apply from -40°C to 125°C. Parameters capable of exhibiting significant variance regarding the operating voltage or temperature are presented in the *Typical Characteristics*.



10 Layout

10.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, adhere to the following layout guidelines.

- 1. Use a printed-circuit-board (PCB) with a good, unbroken, low-inductance ground plane. Proper grounding (use of a ground plane) helps maintain specified device performance.
- 2. To minimize supply noise, place a decoupling capacitor (0.1- μ F ceramic, surface-mount capacitor) as close as possible to V_{CC}.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.
- 5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when impedance is low. The topside ground plane runs between the output and inputs.
- 6. The ground pin ground trace runs under the device up to the bypass capacitor, shielding the inputs from the outputs.



10.2 Layout Example

Figure 35. TLV3691 Layout Example

NSTRUMENTS

www.ti.com

EXAS

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 TINA-TI[™] (Free Software Download)

TINA[™] is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft[™]) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.1.1.2 TI Precision Designs

The TLV3691 (or similar comparators) are featured in several TI Precision Designs, available online at http://www.ti.com/ww/en/analog/precision-designs/. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Circuit Board Layout Techniques, SLOA089.
- Op Amps for Everyone, SLOD006.
- Shelf-Life Evaluation of Lead-Free Component Finishes, SZZA046.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



11.6 Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

SBOS694A - DECEMBER 2013 - REVISED NOVEMBER 2015

TLV3691



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV3691IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIV	Samples
TLV3691IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIV	Samples
TLV3691IDPFR	ACTIVE	X2SON	DPF	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EW	Samples
TLV3691IDPFT	ACTIVE	X2SON	DPF	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EW	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



'All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3691IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV3691IDCKT	SC70	DCK	5	250	178.0	8.4	2.4	2.5	1.2	4.0	8.0	Q3
TLV3691IDPFR	X2SON	DPF	6	5000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV3691IDPFT	X2SON	DPF	6	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3691IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV3691IDCKT	SC70	DCK	5	250	190.0	190.0	30.0
TLV3691IDPFR	X2SON	DPF	6	5000	184.0	184.0	19.0
TLV3691IDPFT	X2SON	DPF	6	250	184.0	184.0	19.0

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.

DPF0006A

PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration MO-287, variation X2AAF.

DPF0006A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

DPF0006A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated