

TPS255xx 高精度、可変電流制限の電力分配スイッチ

1 特長

- 1.5Aまでの最大負荷電流
- 1.7Aにおいて±6%の電流制限精度(標準値)
- USBの電流制限要件に適合
- TPS2550およびTPS2551と下位互換
- 電力制限の可変範囲: 75mA~1700mA (標準値)
- 定電流(TPS255x)およびラッチ・オフ(TPS255x-1)バージョン
- 過電流への高速な応答 - 2μs (標準値)
- 85mΩのハイサイドMOSFET (DBVパッケージ)
- 逆入出力電圧に対する保護
- 動作範囲: 2.5V~6.5V
- ソフトスタート機能内蔵
- IEC 61000-4-2に従い15kVのESD保護(外部容量あり)
- UL認定済み- ファイルNo. E169910およびNEMKO IEC60950-1-am1 ed2.0
- TIスイッチ・ポートフォリオを参照

2 アプリケーション

- USBポートおよびハブ
- デジタルTV
- セットトップ・ボックス
- VOIP電話

3 概要

TPS255xおよびTPS255x-1電力分配スイッチは、正確な電流制限が必要な、または大きな容量性負荷があり短絡が発生するようなアプリケーションを対象としており、1.5Aまでの連続的な負荷電流を供給できます。これらのデバイスは、外付け抵抗により電流制限スレッシュホールドを75mA~1.7Aまで(標準値)の範囲でプログラム可能です。電流制限の精度は、より高い電流制限設定において、±6%まで高めることができます。この電源スイッチの立ち上がりおよび立ち下がり時間は、オン/オフ時の電流サージを最小限に抑えるように制御されます。


TPS255xデバイスは、出力負荷が電流制限スレッシュホールドを超過したときに、定電流モードを使用して、出力電流を安全なレベルに制限します。TPS255x-1デバイスは、過電流または逆電圧の状況で電力スイッチをラッチオフし、回路ブレーカー機能を提供します。内蔵の逆電圧コンパレータは、出力電圧が入力よりも高く駆動されたときに電力スイッチをディセーブルし、スイッチの入力側にあるデバイスを保護します。過電流および逆電圧状態の間、FAULT出力がLOWにアサートされます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS2552	SOT-23 (6)	2.90mm×1.60mm
	WSON (6)	2.00mm×2.00mm
TPS2553	SOT-23 (6)	2.90mm×1.60mm
	WSON (6)	2.00mm×2.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

代表的なアプリケーション



Copyright © 2016, Texas Instruments Incorporated



目次

1	特長	1	10	Application and Implementation	17
2	アプリケーション	1	10.1	Application Information.....	17
3	概要	1	10.2	Typical Applications	17
4	改訂履歴	2	11	Power Supply Recommendations	24
5	Device Comparison Table	4	11.1	Self-Powered and Bus-Powered Hubs	24
6	Pin Configuration and Functions	5	11.2	Low-Power Bus-Powered and High-Power Bus- Powered Functions	24
7	Specifications	5	11.3	Power Dissipation and Junction Temperature	24
7.1	Absolute Maximum Ratings	5	12	Layout	25
7.2	ESD Ratings	6	12.1	Layout Guidelines	25
7.3	Recommended Operating Conditions.....	6	12.2	Layout Example	25
7.4	Thermal Information	6	13	デバイスおよびドキュメントのサポート	26
7.5	Electrical Characteristics.....	7	13.1	デバイス・サポート	26
7.6	Typical Characteristics.....	8	13.2	関連リンク	26
8	Parameter Measurement Information	11	13.3	ドキュメントの更新通知を受け取る方法.....	26
9	Detailed Description	13	13.4	コミュニティ・リソース	26
9.1	Overview	13	13.5	商標	26
9.2	Functional Block Diagram	13	13.6	静電気放電に関する注意事項	26
9.3	Feature Description.....	13	13.7	Glossary	26
9.4	Device Functional Modes.....	15	14	メカニカル、パッケージ、および注文情報	26
9.5	Programming.....	15			

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision E (February 2012) から Revision F に変更 Page

• 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加	1
• 「特長」の下の箇条書きで、電流制限の可変範囲を1300mAから1700mAへ 変更	1
• Changed from 1.2 A to 1.5 A.....	4

Revision D (June 2011) から Revision E に変更 Page

• 変更 V_{EN} to $V_{\overline{EN}}$ in Recommended Operating Conditions.....	6
• 変更 $V_{\overline{EN}}$ to V_{EN} in Recommended Operating Conditions.....	6

Revision C (September 2009) から Revision D に変更 Page

• 「特長」の「過電流への高速な応答 - 2 μ S (標準値)」を「過電流への高速な応答 - 2 μ s (標準値)」へ 変更	1
• 「特長」に「UL認定済み」および「NEMCO IEC60950-1-am1 ed2.0」のテキストを追加	1
• 「特長」に「TIスイッチ・ポートフォリオを参照」の項目を追加	1
• 注記3を削除、「製品情報」表を 変更	1
• 追加 ESD-system level (contact/air) to the ABS MAX table, and Added Note 3.....	6
• 追加 text to the REVERSE-VOLTAGE PROTECTION section: "A reverse.....when this occurs."	14

Revision B (February 2009) から Revision C に変更
Page

• 特長に「1.5Aまでの最大負荷電流」を追加.....	1
• 1.3A (標準値)から1.7A (標準値)へ 変更	1
• テキスト「1.5Aまでの連続的な負荷電流を供給」を追加.....	1
• Changed From: $19.1\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$ To: $15\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$	5
• 変更 I_{OUT} values for 1.2A and 1.5A.....	6
• 変更 T_J values for 1.2A and 1.5A	6
• 追加 $R_{ILIM} = 15\text{ k}\Omega$ option.....	7
• 変更 Text From: current-limit threshold between 75 mA and 1.3 A (typ) To: current-limit threshold between 75 mA and 1.7 A (typ).....	13
• 変更 Text From: The recommended 1% resistor range for R_{ILIM} is $19.1\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$ to ensure stability To: The recommended 1% resistor range for R_{ILIM} is $15\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$ to ensure stability	15
• 変更 From: where $19.1\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$. To: where $15\text{ k}\Omega \leq R_{ILIM} \leq 232\text{ k}\Omega$	15
• 変更 図 23 - Current-Limit Threshold vs R_{ILIM}	16
• 変更 表 2 - added rows for Current Limit of 1400 to 1700.....	19








Revision A (December 2008) から Revision B に変更
Page

• 「特長」に「UL認定済み - ファイルNo.E169910」を追加	1
• 変更 図 17 Title From: Current Limit Threshold Vs R_{ILIM}	9
• 変更 図 18 Title From: Current Limit Threshold Vs R_{ILIM}	9


2008年11月発行のものから更新
Page

• タイトルを「可変電流制限の電力分配スイッチ」から「高精度、可変電流制限の電力分配スイッチ」へ 変更.....	1
--	---


5 Device Comparison Table

GENERAL SWITCH CATALOG						
 33 mΩ, single	 80 mΩ, single	 80 mΩ, dual	 80 mΩ, dual	 80 mΩ, triple	 80 mΩ, quad	 80 mΩ, quad
TPS201xA 0.2 A - 2 A TPS202x 0.2 A - 2 A TPS203x 0.2 A - 2 A	TPS2014 600 mA TPS2015 1 A TPS2041B 500 mA TPS2051B 500 mA TPS2045A 250 mA TPS2049 100 mA TPS2055A 250 mA TPS2061 1 A TPS2065 1 A TPS2068 1.5 A TPS2069 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2046B 250 mA TPS2056 250 mA TPS2062 1 A TPS2066 1 A TPS2060 1.5 A TPS2064 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2090 250 mA TPS2091 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2053B 500 mA TPS2047B 250 mA TPS2057A 250 mA TPS2063 1 A TPS2067 1 A	TPS2044B 500 mA TPS2054B 500 mA TPS2048A 250 mA TPS2058 250 mA	TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2095 250 mA TPS2096 250 mA TPS2097 250 mA

6 Pin Configuration and Functions



EN = Active Low for the TPS2552
 EN = Active High for the TPS2553
 Add –1 to part number for latch-off version



EN = Active Low for the TPS2552
 EN = Active High for the TPS2553
 Add –1 to part number for latch-off version

Pin Functions

NAME	PIN		I/O	DESCRIPTION		
	TPS2552	TPS2553				
	SOT-23	WSON	SOT-23	WSON		
$\overline{\text{EN}}$	3	4	—	—	I	Enable input, logic low turns on power switch
EN	—	—	3	4	I	Enable input, logic high turns on power switch
$\overline{\text{FAULT}}$	4	3	4	3	O	Active-low open-drain output, asserted during overcurrent, overtemperature, or reverse-voltage conditions.
GND	2	5	2	5	—	Ground connection; connect externally to PowerPAD
ILIM	5	2	5	2	O	External resistor used to set current-limit threshold; recommended $15 \text{ k}\Omega \leq R_{\text{ILIM}} \leq 232 \text{ k}\Omega$.
IN	1	6	1	6	I	Input voltage; connect a 0.1 μF or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	6	1	6	1	O	Power-switch output
PowerPAD™	—	PAD	—	PAD	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally.

Add –1 for Latch-Off version

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Voltage range on IN, OUT, EN or $\overline{\text{EN}}$, ILIM, $\overline{\text{FAULT}}$	–0.3	7	V
Voltage range from IN to OUT	–7	7	V
I_{O} Continuous output current	Internally Limited		
Continuous total power dissipation	See the Thermal Information		
Continuous $\overline{\text{FAULT}}$ sink current	0	25	mA
ILIM source current	0	1	mA
T_{J} Maximum junction temperature	–40	150	°C
T_{stg} Storage temperature	–65	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Voltages are referenced to GND unless otherwise noted.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500
		IEC 61000-4-2 contact discharge ⁽³⁾	±8000
		IEC 61000-4-2 air-gap discharge ⁽³⁾	±15000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
 (3) Surges per EN61000-4-2, 1999 applied to output terminals of EVM. These are passing test levels, not failure threshold.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage, I _N	2.5		6.5	V
V _{EN}	Enable voltage	TPS2552/52-1		6.5	V
V _{EN}	Enable voltage	TPS2553/53-1		6.5	V
V _{IH}	High-level input voltage on EN or \overline{EN}	1.1			V
V _{IL}	Low-level input voltage on EN or \overline{EN}	0.66			
I _{OUT}	Continuous output current, I _{OUT}	–40 °C ≤ T _J ≤ 125 °C		1.2	A
		–40 °C ≤ T _J ≤ 105 °C		1.5	
R _{ILIM}	Current-limit threshold resistor range (nominal 1%) from ILIM to GND	15		232	kΩ
I _O	Continuous \overline{FAULT} sink current	0		10	mA
	Input de-coupling capacitance, I _N to GND	0.1			μF
T _J	Operating virtual junction temperature ⁽¹⁾	I _{OUT} ≤ 1.2 A		125	°C
		I _{OUT} ≤ 1.5 A		105	

- (1) See [Power Dissipation and Junction Temperature](#) for details on how to calculate maximum junction temperature for specific applications and packages.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS2552		TPS2553		UNIT	
	DBV (SOT-23)	DRV (WSON)	DBV (SOT-23)	DRV (WSON)		
	6 PINS	6 PINS	6 PINS	6 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	182.6	72	182.6	72	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	122.2	85.3	122.2	85.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	29.4	41.3	29.4	41.3	°C/W
ψ _{JT}	Junction-to-top characterization parameter	20.8	1.7	20.8	1.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	28.9	41.7	28.9	41.7	°C/W
R _{θJC(bottom)}	Junction-to-case (bottom) thermal resistance	—	11.1	—	11.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.


7.5 Electrical Characteristics

 over recommended operating conditions, $V_{\overline{EN}} = 0\text{ V}$, or $V_{EN} = V_{IN}$, $R_{\text{FAULT}} = 10\text{ k}\Omega$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP	MAX	UNIT
POWER SWITCH							
$r_{\text{DS(on)}}$	Static drain-source on-state resistance	DBV package, $T_J = 25^\circ\text{C}$		85	95		m Ω
		DBV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			135		
		DRV package, $T_J = 25^\circ\text{C}$		100	115		
		DRV package, $-40^\circ\text{C} \leq T_J \leq 105^\circ\text{C}$			140		
		DRV package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			150		
t_r	Rise time, output	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, (see 20)	$V_{IN} = 6.5\text{ V}$	1.1	1.5		ms
			$V_{IN} = 2.5\text{ V}$	0.7	1		
t_f	Fall time, output	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, (see 20)	$V_{IN} = 6.5\text{ V}$	0.2	0.5		ms
			$V_{IN} = 2.5\text{ V}$	0.2	0.5		
ENABLE INPUT EN OR \overline{EN}							
	Enable pin turn on/off threshold			0.66	1.1		V
I_{EN}	Input current	$V_{EN} = 0\text{ V}$ or 6.5 V , $V_{\overline{EN}} = 0\text{ V}$ or 6.5 V		-0.5	0.5		μA
t_{on}	Turnon time	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, (see 20)				3	ms
t_{off}	Turnoff time	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, (see 20)				3	ms
CURRENT LIMIT							
I_{OS}	Current-limit threshold (Maximum DC output current I_{OUT} delivered to load) and Short-circuit current, OUT connected to GND	$R_{ILIM} = 15\text{ k}\Omega$, $-40^\circ\text{C} \leq T_J \leq 105^\circ\text{C}$		1610	1700	1800	mA
		$R_{ILIM} = 20\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	1215	1295	1375	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1200	1295	1375	
		$R_{ILIM} = 49.9\text{ k}\Omega$	$T_J = 25^\circ\text{C}$	490	520	550	
			$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	475	520	565	
		$R_{ILIM} = 210\text{ k}\Omega$		110	130	150	
I_{LIM} shorted to IN		50	75	100			
t_{IOS}	Response time to short circuit	$V_{IN} = 5\text{ V}$ (see 21)			2		μs
REVERSE-VOLTAGE PROTECTION							
	Reverse-voltage comparator trip point ($V_{OUT} - V_{IN}$)			95	135	190	mV
	Time from reverse-voltage condition to MOSFET turn off	$V_{IN} = 5\text{ V}$		3	5	7	ms
SUPPLY CURRENT							
I_{IN_off}	Supply current, low-level output	$V_{IN} = 6.5\text{ V}$, No load on OUT, $V_{\overline{EN}} = 6.5\text{ V}$ or $V_{EN} = 0\text{ V}$		0.1	1		μA
I_{IN_on}	Supply current, high-level output	$V_{IN} = 6.5\text{ V}$, No load on OUT		$R_{ILIM} = 20\text{ k}\Omega$	120	140	μA
				$R_{ILIM} = 210\text{ k}\Omega$	100	120	μA
I_{REV}	Reverse leakage current	$V_{OUT} = 6.5\text{ V}$, $V_{IN} = 0\text{ V}$			0.01	1	μA
UNDERVOLTAGE LOCKOUT							
UVLO	Low-level input voltage, IN	V_{IN} rising		2.35	2.45		V
	Hysteresis, IN	$T_J = 25^\circ\text{C}$		25			mV
FAULT FLAG							
V_{OL}	Output low voltage, $\overline{\text{FAULT}}$	$I_{\text{FAULT}} = 1\text{ mA}$			180		mV
	Off-state leakage	$V_{\text{FAULT}} = 6.5\text{ V}$			1		μA
$\overline{\text{FAULT}}$	deglitch	$\overline{\text{FAULT}}$ assertion or de-assertion due to overcurrent condition		5	7.5	10	ms
		$\overline{\text{FAULT}}$ assertion or de-assertion due to reverse-voltage condition		2	4	6	ms
THERMAL SHUTDOWN							
	Thermal shutdown threshold			155			$^\circ\text{C}$
	Thermal shutdown threshold in current-limit			135			$^\circ\text{C}$
	Hysteresis			10			$^\circ\text{C}$

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.


7.6 Typical Characteristics




Typical Characteristics (continued)




7. Short-Circuit to No-Load Recovery Response




8. No Load to 1-Ω Transient Response




9. 1-Ω to No Load Transient Response



10. Reverse-Voltage Protection Response




11. Reverse-Voltage Protection Recovery




12. UVLO – Undervoltage Lockout – V


Typical Characteristics (continued)




13. I_{IN} – Supply Current, Output Disabled – μA




14. I_{IN} – Supply Current, Output Enabled – μA




15. Current Limit Response – μs



16. MOSFET $r_{DS(on)}$ Vs. Junction Temperature



17. Switch Current Vs. Drain-Source Voltage Across Switch



18. Switch Current Vs. Drain-Source Voltage Across Switch

8 Parameter Measurement Information




Figure 19. Typical Characteristics Reference Schematic




Figure 20. Test Circuit and Voltage Waveforms





Figure 21. Response Time to Short-Circuit Waveform

Parameter Measurement Information (continued)




⊠ 22. Output Voltage vs Current-Limit Threshold

9 Detailed Description

9.1 Overview

The TPS255x and TPS255x-1 are current-limited, power-distribution switches using N-channel MOSFETs for applications where short circuits or heavy capacitive loads are encountered and provide up to 1.5 A of continuous load current. These devices allow the user to program the current-limit threshold between 75 mA and 1.7 A (typical) through an external resistor. Additional device shutdown features include overtemperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. There are two device families that handle overcurrent situations differently. The TPS255x family enters constant-current mode while the TPS255x-1 family latches off when the load exceeds the current-limit threshold.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

A. TPS255x parts enter constant current mode during current limit condition; TPS255x-1 parts latch off

9.3 Feature Description

9.3.1 Overcurrent Conditions

The TPS255x and TPS255x-1 respond to overcurrent conditions by limiting their output current to the I_{OS} levels shown in [Figure 23](#). When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS255x ramps the output current to I_{OS} . The TPS255x devices limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle. The TPS255x-1 devices will limit the current to I_{OS} until the overload condition is removed or the internal deglitch time (7.5-ms typical) is reached and the device is turned off. The device remains off until power is cycled or the device enable is toggled.

Feature Description (continued)

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see [Figure 21](#)). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and limits the output current to I_{OS} . Similar to the previous case, the TPS255x limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle; the TPS255x-1 limits the current to I_{OS} until the overload condition is removed or the internal deglitch time is reached and the device is latched off.

The TPS255x thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (typical) while in current limit. The device remains off until the junction temperature cools 10°C (typical) and then restarts. The TPS255x cycles on and off until the overload is removed (see [Figure 5](#) and [Figure 7](#)).

9.3.2 Reverse-Voltage Protection

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms (typical). A reverse current of $(V_{OUT} - V_{IN})/r_{DS(on)}$ are present when this occurs. This prevents damage to devices on the input side of the TPS255x and TPS2552-1/TPS2253-1 by preventing significant current from sinking into the input capacitance. The TPS255x devices allow the N-channel MOSFET to turn on once the output voltage goes below the input voltage for the same 4-ms deglitch time. The TPS255x-1 devices keep the device turned off even if the reverse-voltage condition is removed and do not allow the N-channel MOSFET to turn on until power is cycled or the device enable is toggled. The reverse-voltage comparator also asserts the \overline{FAULT} output (active-low) after 4-ms.

9.3.3 \overline{FAULT} Response

The \overline{FAULT} open-drain output is asserted (active low) during an overcurrent, overtemperature, or reverse-voltage condition. The TPS255x asserts the \overline{FAULT} signal until the fault condition is removed and the device resumes normal operation. The TPS255x-1 asserts the \overline{FAULT} signal during a fault condition and remains asserted while the part is latched-off. The \overline{FAULT} signal is de-asserted once device power is cycled or the enable is toggled and the device resumes normal operation. The TPS255x and TPS255x-1 are designed to eliminate false \overline{FAULT} reporting by using an internal delay *de-glitch* circuit for overcurrent (7.5-ms typical) and reverse-voltage (4-ms typical) conditions without the need for external circuitry. This ensures that \overline{FAULT} is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving fault conditions. Overtemperature conditions are not deglitched and assert the \overline{FAULT} signal immediately.

9.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on and off cycling due to input voltage drop from large current surges.

9.3.5 ENABLE (\overline{EN} or EN)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than 1- μ A when a logic low is present on EN. A logic low input on \overline{EN} or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

9.3.6 Thermal Sense

The TPS255x and TPS255x-1 have self-protection features using two independent thermal-sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS255x device operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across power-switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C (minimum) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 10°C.

Feature Description (continued)

The TPS255x and TPS255x-1 also have a second ambient thermal sensor. The ambient thermal sensor turns off the power-switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit and turns on the power switch after the device has cooled approximately 10°C. The TPS255x and TPS255x-1 families continue to cycle off and on until the fault is removed.

The open-drain fault reporting output $\overline{\text{FAULT}}$ is asserted (active low) immediately during an overtemperature shutdown condition.

9.4 Device Functional Modes

There are no other functional modes.

9.5 Programming

9.5.1 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable through an external resistor. The TPS255x and TPS255x-1 use an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is $15 \text{ k}\Omega \leq R_{\text{ILIM}} \leq 232 \text{ k}\Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The following equations and [Figure 23](#) can be used to calculate the resulting overcurrent threshold for a given external resistor value (R_{ILIM}). [Figure 23](#) includes current-limit tolerance due to variations caused by temperature and process. However, the equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting R_{ILIM} . The traces routing the R_{ILIM} resistor to the TPS255x and TPS255x-1 must be as short as possible to reduce parasitic effects on the current-limit accuracy.

R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{\text{OS(min)}}$ curve and choose a value of R_{ILIM} below this value. Programming the current limit above a minimum threshold is important to ensure start-up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{\text{OS(max)}}$ curve.

To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{\text{OS(max)}}$ curve and choose a value of R_{ILIM} above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies, causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{\text{OS(min)}}$ curve.

Current-Limit Threshold Equations (I_{OS}):

$$I_{\text{OSmax}} (\text{mA}) = \frac{22980\text{V}}{R_{\text{ILIM}}^{0.94} \text{k}\Omega}$$

$$I_{\text{OSnom}} (\text{mA}) = \frac{23950\text{V}}{R_{\text{ILIM}}^{0.977} \text{k}\Omega}$$

$$I_{\text{OSmin}} (\text{mA}) = \frac{25230\text{V}}{R_{\text{ILIM}}^{1.016} \text{k}\Omega}$$

where

$$15 \text{ k}\Omega \leq R_{\text{ILIM}} \leq 232 \text{ k}\Omega. \quad (1)$$

While the maximum recommended value of R_{ILIM} is 232 k Ω , there is one additional configuration that allows for a lower current-limit threshold. The ILIM pin may be connected directly to IN to provide a 75 mA (typical) current-limit threshold. Additional low-ESR ceramic capacitance may be necessary from IN to GND in this configuration to prevent unwanted noise from coupling into the sensitive ILIM circuitry.

Programming (continued)




Figure 23. Current-Limit Threshold vs R_{ILIM}

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Constant-Current vs Latch-Off Operation and Impact on Output Voltage

Both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during normal operation, that is, the load current is less than the current-limit threshold and the devices are not limiting current. During normal operation the N-channel MOSFET is fully enhanced, and $V_{OUT} = V_{IN} - (I_{OUT} \times r_{DS(on)})$. The voltage drop across the MOSFET is relatively small compared to V_{IN} , and $V_{OUT} \approx V_{IN}$.

Both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during the initial onset of an overcurrent event. Both devices limit current to the programmed current-limit threshold set to R_{ILIM} by operating the N-channel MOSFET in the linear mode. During current-limit operation, the N-channel MOSFET is no longer fully-enhanced and the resistance of the device increases. This allows the device to effectively regulate the current to the current-limit threshold. The effect of increasing the resistance of the MOSFET is that the voltage drop across the device is no longer negligible ($V_{IN} \neq V_{OUT}$), and V_{OUT} decreases. The amount that V_{OUT} decreases is proportional to the magnitude of the overload condition. The expected V_{OUT} can be calculated by,

$$I_{OS} \times R_{LOAD}$$

where


$$I_{OS} \text{ is the current-limit threshold and } R_{LOAD} \text{ is the magnitude of the overload condition.} \quad (2)$$

For example, if I_{OS} is programmed to 1 A and a 1 Ω overload condition is applied, the resulting V_{OUT} is 1 V.

While both the constant-current devices (TPS255x) and latch-off devices (TPS255x-1) operate identically during the initial onset of an overcurrent event, they behave differently if the overcurrent event lasts longer than the internal delay *de-glitch* circuit (7.5-ms typical). The constant-current devices (TPS255x) assert the \overline{FAULT} flag after the deglitch period and continue to regulate the current to the current-limit threshold indefinitely. In practical circuits, the power dissipation in the package increases the die temperature above the overtemperature shutdown threshold (135°C minimum), and the device turns off until the die temperature decreases by the hysteresis of the thermal shutdown circuit (10°C typical). The device turns on and continues to thermal cycle until the overload condition is removed. The constant-current devices resume normal operation once the overload condition is removed. The latch-off devices (TPS255x-1) assert the \overline{FAULT} flag after the deglitch period and immediately turn off the device. The device remains off regardless of whether the overload condition is removed from the output. The latch-off devices remain off and do not resume normal operation until the surrounding system either toggles the enable or cycles power to the device.


10.2 Typical Applications

10.2.1 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions.  24 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see the [Programming the Current-Limit Threshold](#) section). A logic-level input enables or disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET and resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

注

ILIM must never be driven directly with an external signal.

Typical Applications (continued)

图 24. Two-Level Current-Limit Circuit
10.2.1.1 Design Requirements

For this example, use the parameters shown in [表 1](#).

表 1. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	1000 mA
Below a maximum current limit	500 mA

10.2.1.2 Detailed Design Procedures
10.2.1.2.1 Designing Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the I_{OS} equations and [图 23](#) to select R_{ILIM} .

$$I_{OSmin}(\text{mA}) = 1000\text{mA}$$

$$I_{OSmin}(\text{mA}) = \frac{25230\text{V}}{R_{ILIM}^{1.016}\text{k}\Omega}$$

$$R_{ILIM}(\text{k}\Omega) = \left(\frac{25230\text{V}}{I_{OSmin}(\text{mA})} \right)^{\frac{1}{1.016}}$$

$$R_{ILIM}(\text{k}\Omega) = 24\text{k}\Omega$$

(3)

Select the closest 1% resistor less than the calculated value: $R_{ILIM} = 23.7\text{ k}\Omega$. This sets the minimum current-limit threshold at 1 A. Use the I_{OS} equations, [图 23](#), and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

$$R_{ILIM}(\text{k}\Omega) = 23.7\text{k}\Omega$$

$$I_{OSmax}(\text{mA}) = \frac{22980\text{V}}{R_{ILIM}^{0.94}\text{k}\Omega}$$

$$I_{OSmax}(\text{mA}) = \frac{22980\text{V}}{23.7^{0.94}\text{k}\Omega}$$

$$I_{OSmax}(\text{mA}) = 1172.4\text{mA}$$

(4)

The resulting maximum current-limit threshold is 1172.4 mA with a 23.7-k Ω resistor.

10.2.1.2.2 Designing Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 500 mA to protect an up-stream power supply. Use the I_{OS} equations and [Equation 23](#) to select R_{ILIM} .

$$I_{OSmax}(\text{mA}) = 500\text{mA}$$

$$I_{OSmax}(\text{mA}) = \frac{22980\text{V}}{R_{ILIM}^{0.94}\text{k}\Omega}$$

$$R_{ILIM}(\text{k}\Omega) = \left(\frac{22980\text{V}}{I_{OSmax}\text{mA}} \right)^{\frac{1}{0.94}}$$

$$R_{ILIM}(\text{k}\Omega) = 58.7\text{k}\Omega$$

(5)

Select the closest 1% resistor greater than the calculated value: $R_{ILIM} = 59\text{-k}\Omega$. This sets the maximum current-limit threshold at 500 mA. Use the I_{OS} equations, [Equation 23](#), and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$R_{ILIM}(\text{k}\Omega) = 59\text{k}\Omega$$

$$I_{OSmin}(\text{mA}) = \frac{25230\text{V}}{R_{ILIM}^{1.016}\text{k}\Omega}$$

$$I_{OSmin}(\text{mA}) = \frac{25230\text{V}}{59^{1.016}\text{k}\Omega}$$

$$I_{OSmin}(\text{mA}) = 400.6\text{mA}$$

(6)

The resulting minimum current-limit threshold is 400.6 mA with a 59-k Ω resistor.

10.2.1.2.3 Accounting for Resistor Tolerance

The previous sections described the selection of R_{ILIM} given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS255x and TPS255x-1 performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example, 0.5% or 0.1%, when precision current limiting is desired.

表 2. Common R_{ILIM} Resistor Selections



DESIRED NOMINAL CURRENT LIMIT (mA)	IDEAL RESISTOR (k Ω)	CLOSEST 1% RESISTOR (k Ω)	RESISTOR TOLERANCE		ACTUAL LIMITS		
			1% LOW (k Ω)	1% HIGHT (k Ω)	IOS MIN (mA)	IOS NOM (mA)	IOS MAX (mA)
75			SHORT ILIM to IN		50.0	75.0	100.0
120	226.1	226	223.7	228.3	101.3	120.0	142.1
200	134.0	133	131.7	134.3	173.7	201.5	233.9
300	88.5	88.7	87.8	89.6	262.1	299.4	342.3
400	65.9	66.5	65.8	67.2	351.2	396.7	448.7
500	52.5	52.3	51.8	52.8	448.3	501.6	562.4
600	43.5	43.2	42.8	43.6	544.3	604.6	673.1
700	37.2	37.4	37.0	37.8	630.2	696.0	770.8
800	32.4	32.4	32.1	32.7	729.1	800.8	882.1
900	28.7	28.7	28.4	29.0	824.7	901.5	988.7
1000	25.8	26.1	25.8	26.4	908.3	989.1	1081.0
1100	23.4	23.2	23.0	23.4	1023.7	1109.7	1207.5
1200	21.4	21.5	21.3	21.7	1106.0	1195.4	1297.1
1300	19.7	19.6	19.4	19.8	1215.1	1308.5	1414.9
1400	18.3	18.2	18.0	18.4	1310.1	1406.7	1517.0
1500	17.0	16.9	16.7	17.1	1412.5	1512.4	1626.4
1600	16.0	15.8	15.6	16.0	1512.5	1615.2	1732.7
1700	15.0	15.0	14.9	15.2	1594.5	1699.3	1819.4

10.2.1.2.4 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends placing a 0.1- μ F or greater ceramic bypass capacitor between IN and GND as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.


TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output.

10.2.1.3 Application Curves



10.2.2 Auto-Retry Functionality


Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, **FAULT** pulls low disabling the part. The part is disabled when **EN** is pulled low, and **FAULT** goes high impedance allowing C_{RETRY} to begin charging. The part re-enables when the voltage on **EN** reaches the turnon threshold, and the auto-retry time is determined by the resistor-capacitor time constant. The device continues to cycle in this manner until the fault condition is removed.



Copyright © 2016, Texas Instruments Incorporated

图 27. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable or disable with an external logic signal. 图 28 shows how an external logic signal can drive **EN** through R_{FAULT} and maintain auto-retry functionality. The resistor-capacitor time constant determines the auto-retry time-out period.



Copyright © 2016, Texas Instruments Incorporated

图 28. Auto-Retry Functionality With External EN Signal

10.2.2.1 Design Requirements

For this example, use the parameters shown in 表 3.


表 3. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Current	1200 mA

10.2.2.2 Detailed Design Procedure

Refer to [Programming the Current-Limit Threshold](#) section for the current limit setting. For auto-retry functionality, once $\overline{\text{FAULT}}$ asserted, EN pull low, TPS2553 is disabled, $\overline{\text{FAULT}}$ des-asserted, C_{RETRY} is slowly charged to EN logic high through R_{FAULT} , then enable, after deglitch time, $\overline{\text{FAULT}}$ asserted again. In the event of an overload, TPS2553 cycles and has output average current. ON-time with output current is decided by $\overline{\text{FAULT}}$ deglitch time. OFF-time without output current is decided by $R_{\text{FAULT}} \times C_{\text{RETRY}}$ constant time to EN logic high and t_{on} time. Therefore, set the $R_{\text{FAULT}} \times C_{\text{RETRY}}$ to get the desired output average current during overload.

10.2.3 Typical Application as USB Power Switch



☒ 29. Typical Application as USB Power Switch

10.2.3.1 Design Requirements

For this example, use the parameters shown in [表 4](#).

表 4. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Current	1200 mA

10.2.3.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- SPHs must:
 - Current limit downstream ports
 - Report overcurrent conditions
- BPHs must:
 - Enable or disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μF)
- Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS255x and TPS255x-1 meets each of these requirements. The integrated current limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

10.2.3.2 Detailed Design Procedure

10.2.3.2.1 Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mbps or 1.5-Mbps, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mbps. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard must always be referenced when considering the current-limit threshold

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS255x has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

11 Power Supply Recommendations

11.1 Self-Powered and Bus-Powered Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, keep the power to the embedded function off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power-switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

11.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current limiting.

11.3 Power Dissipation and Junction Temperature

The low ON-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated using [式 7](#).

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

where

- P_D = Total power dissipation (W)
- $r_{DS(on)}$ = Power switch on-resistance (Ω)
- I_{OUT} = Maximum current-limit threshold (A)
- This step calculates the total power dissipation of the N-channel MOSFET. (7)

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

where

- T_A = Ambient temperature (°C)
- θ_{JA} = Thermal resistance (°C/W)
- P_D = Total power dissipation (W) (8)


Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the *refined* $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} , and thermal resistance is highly dependent on the individual package and board layout. The [Thermal Information](#) table provides example thermal resistances for specific packages and board layouts.

12 Layout

12.1 Layout Guidelines

- TI recommends placing the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin when large transient currents are expected on the output.
- The traces routing the RILIM resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

12.2 Layout Example



☒ 30. Layout Recommendation

13 デバイスおよびドキュメントのサポート

13.1 デバイス・サポート

TIスイッチのポートフォリオについては、[ここを参照](#)してください。

13.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 5. 関連リンク

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
TPS32552	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS2553	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS2552-1	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TPS2553-1	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 商標

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

13.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2552DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552	Samples
TPS2552DBVR-1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX	Samples
TPS2552DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2552	Samples
TPS2552DBVT-1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHX	Samples
TPS2552DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHR	Samples
TPS2552DRVR-1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY	Samples
TPS2552DRVVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CHR	Samples
TPS2552DRVVT-1	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHY	Samples
TPS2553DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553	Samples
TPS2553DBVR-1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ	Samples
TPS2553DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2553	Samples
TPS2553DBVT-1	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHZ	Samples
TPS2553DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT	Samples
TPS2553DRVR-1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ	Samples
TPS2553DRVVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CHT	Samples
TPS2553DRVVT-1	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2553, TPS2553-1 :

- Automotive : [TPS2553-Q1](#), [TPS2553-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2552DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVR-1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DBVR-1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DBVT-1	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2552DBVT-1	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2552DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVR-1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS2552DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2552DRVT-1	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS2553DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVR-1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DBVT-1	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2553DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2553DRVR-1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS2553DRVT-1	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2552DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2552DBVR-1	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS2552DBVR-1	SOT-23	DBV	6	3000	203.0	203.0	35.0
TPS2552DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2552DBVT-1	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS2552DBVT-1	SOT-23	DBV	6	250	203.0	203.0	35.0
TPS2552DRVR	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2552DRVR-1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS2552DRVT	WSON	DRV	6	250	182.0	182.0	20.0
TPS2552DRVT-1	WSON	DRV	6	250	200.0	183.0	25.0
TPS2553DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2553DBVR-1	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS2553DBVT	SOT-23	DBV	6	250	200.0	183.0	25.0
TPS2553DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2553DBVT-1	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS2553DRVR	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2553DRVR-1	WSON	DRV	6	3000	182.0	182.0	20.0
TPS2553DRVT	WSON	DRV	6	250	182.0	182.0	20.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2553DRVT-1	WSON	DRV	6	250	182.0	182.0	20.0

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DRV 6




WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD





SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4225563/A 12/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated