

TPS6283810、1.2mm×0.8mm WCSP の小型 6 ピン、3A 降圧コンバータ

1 特長

- DCS-Control™ トポロジ
- 1V 固定出力電圧、1% 精度
- 26mΩ/26mΩのパワーMOSFETを内蔵
- 入力電圧範囲: 2.4V~5.5V
- 動作時静止電流: 4μA
- スイッチング周波数: 3.5MHz
- パワーセービング・モードにより軽負荷時の効率を向上
- アクティブ出力放電
- パワー・グッド出力
- サーマル・シャットダウン保護機能
- ヒカップ短絡保護機能
- 0.8×1.2×0.5mmの6ピンWCSPで供給
- WEBENCH® Power Designer で、TPS6283810 を使用したカスタム設計を作成

2 アプリケーション

- コンシューマ向けワイヤレス・モジュール
- ウェアラブル製品
- スマートフォン
- 光モジュール

3 概要


このデバイスは、高効率な小型ソリューション向けに最適化された、高周波同期整流降圧コンバータです。入力電圧範囲が2.4V~5.5Vで、一般的なバッテリー・テクノロジーをサポートします。中負荷から重負荷ではPWMモードで動作し、軽負荷時には自動的にパワーセーブ・モードへ移行するため、負荷電流の全範囲にわたって高効率が維持されます。3.5MHzのスイッチング周波数により、小型の外付け部品を使用できます。またDCS-Controlアーキテクチャにより、優れた負荷過渡性能と出力電圧レギュレーション精度を実現しています。ほかにも過電流保護、サーマル・シャットダウン保護、アクティブ出力放電、パワー・グッドといった機能が内蔵されています。TPS62088は6ピンWCSPパッケージで供給されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
TPS6283810	YFP (6)	1.2mm×0.8mm


(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

代表的なアプリケーションの回路図



Copyright © 2018, Texas Instruments Incorporated

効率



D003



目次


1	特長	1	8	Application and Implementation	10
2	アプリケーション	1	8.1	Application Information.....	10
3	概要	1	8.2	Typical Application	10
4	改訂履歴	2	9	Power Supply Recommendations	15
5	Pin Configuration and Functions	3	10	Layout	15
6	Specifications	4	10.1	Layout Guidelines	15
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	15
6.2	ESD Ratings.....	4	10.3	Thermal Considerations	15
6.3	Recommended Operating Conditions	4	11	デバイスおよびドキュメントのサポート	16
6.4	Thermal Information	4	11.1	デバイス・サポート.....	16
6.5	ELECTRICAL CHARACTERISTICS.....	4	11.2	ドキュメントのサポート.....	16
6.6	Typical Characteristics	6	11.3	コミュニティ・リソース	16
7	Detailed Description	7	11.4	商標.....	16
7.1	Overview	7	11.5	静電気放電に関する注意事項	16
7.2	Functional Block Diagram	7	11.6	Glossary	17
7.3	Feature Description.....	7	12	メカニカル、パッケージ、および注文情報	17
7.4	Device Functional Modes.....	9			

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2018年12月	*	初版

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	A1	I	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. Do not leave floating.
PG	B1	O	Power good open drain output pin. The pull-up resistor can be connected to voltages up to 5.5 V. If unused, leave it floating.
FB	C1	I	Feedback pin. For the fixed output voltage versions, this pin must be connected to the output.
GND	C2		Ground pin.
SW	B2	PWR	Switch pin of the power stage.
VIN	A2	PWR	Input voltage pin.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage at Pins ⁽²⁾	VIN, FB, EN, PG	-0.3	6	V
	SW (DC)	-0.3	V _{IN} + 0.3	
	SW (DC, in current limit)	-1.0	V _{IN} + 0.3	
	SW (AC, less than 10ns) ⁽³⁾	-2.5	10	
Temperature	Operating Junction, T _J	-40	150	°C
	Storage, T _{stg}	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) While switching

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.4		5.5	V
V _{OUT}	Output voltage range	0.6		4	V
I _{OUT}	Output current range ⁽¹⁾	0		3	A
I _{SINK_PG}	Sink current at PG pin			1	mA
V _{PG}	Pull-up resistor voltage			5.5	V
T _J	Operating junction temperature	-40		125	°C

- (1) Lifetime is reduced when operating continuously at I_{OUT} = 3 A and the junction temperature ≥ 105 °C.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS6283810 YFP (6-PINS), JEDEC	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	141.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	1.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	47.3	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	47.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 ELECTRICAL CHARACTERISTICS





T_J = -40 °C to 125 °C, and V_{IN} = 2.4 V to 5.5 V. Typical values are at T_J = 25 °C and V_{IN} = 5 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Quiescent current	EN = High, no load, device not switching		4	10	µA
I _{SD}	Shutdown current	EN = Low, T _J = -40°C to 85°C		0.05	0.5	µA

ELECTRICAL CHARACTERISTICS (continued)
 $T_J = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, and $V_{IN} = 2.4\text{ V}$ to 5.5 V . Typical values are at $T_J = 25\text{ }^{\circ}\text{C}$ and $V_{IN} = 5\text{ V}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{UVLO}	Under voltage lock out threshold	V_{IN} falling	2.1	2.2	2.3	V
	Under voltage lock out hysteresis	V_{IN} rising	160			mV
T_{JSD}	Thermal shutdown threshold	T_J rising	150			$^{\circ}\text{C}$
	Thermal shutdown hysteresis	T_J falling	20			$^{\circ}\text{C}$
LOGIC INTERFACE EN						
V_{IH}	High-level threshold voltage		1.0			V
V_{IL}	Low-level threshold voltage		0.4			V
$I_{EN,LKG}$	Input leakage current into EN pin		0.01	0.1		μA
SOFT START, POWER GOOD						
t_{SS}	Soft start time	Time from EN high to 95% of V_{OUT} nominal	1.25			ms
V_{PG}	Power good lower threshold	V_{PG} rising, V_{FB} referenced to V_{OUT} nominal	94	96	98	%
		V_{PG} falling, V_{FB} referenced to V_{OUT} nominal	90	92	94	%
	Power good upper threshold	V_{PG} rising, V_{FB} referenced to V_{OUT} nominal	103	105	107	%
		V_{PG} falling, V_{FB} referenced to V_{OUT} nominal	108	110	112	%
$V_{PG,OL}$	Low-level output voltage	$I_{sink} = 1\text{ mA}$	0.4			V
$I_{PG,LKG}$	Input leakage current into PG pin	$V_{PG} = 5.0\text{ V}$	0.01	0.1		μA
OUTPUT						
V_{OUT}	Output voltage accuracy	TPS6283810, PWM mode	0.990	1.0	1.010	V
R_{FB}	Internal resistor divider connected to FB pin		7.5			$\text{M}\Omega$
I_{DIS}	Output discharge current	$V_{SW} = 0.4\text{V}$; EN = LOW	75	400		mA
POWER SWITCH						
$R_{DS(on)}$	High-side FET on-resistance		26			$\text{m}\Omega$
	Low-side FET on-resistance		26			$\text{m}\Omega$
I_{LIM}	High-side FET switch current limit		3.6	4.3	5.0	A
f_{SW}	PWM switching frequency	$I_{OUT} = 1\text{ A}$, $V_{OUT} = 1.0\text{ V}$	3.5			MHz

6.6 Typical Characteristics




7 Detailed Description

7.1 Overview

The synchronous step-down converter adopts a DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 3.5 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC current consumption to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Save Mode

As the load current decreases, the device enters Power Save Mode (PSM) operation. The power save mode occurs when the inductor current becomes discontinuous. PSM is based on a fixed on-time architecture and the switching frequency in PSM is reduced, as related in 式 1.

Feature Description (continued)

$$\begin{aligned}
 t_{\text{ON}} &= 250\text{ns} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \\
 f_{\text{PSM}} &= \frac{2 \times I_{\text{OUT}}}{t_{\text{ON}}^2 \times \frac{V_{\text{IN}}}{V_{\text{OUT}}} \times \frac{V_{\text{IN}} - V_{\text{OUT}}}{L}}
 \end{aligned}
 \tag{1}$$

In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or inductor value.

When the device operates close to 100% duty cycle mode, the device can't enter Power Save Mode regardless of the load current if the input voltage decreases to typically 10% above the output voltage. The device maintains output regulation in PWM mode.

7.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{\text{IN,MIN}} = V_{\text{OUT}} + I_{\text{OUT,MAX}} \times (R_{\text{DS(on)}} + R_{\text{L}})$$

where

- $V_{\text{IN,MIN}}$ = Minimum input voltage to maintain an output voltage
 - $I_{\text{OUT,MAX}}$ = Maximum output current
 - $R_{\text{DS(on)}}$ = High-side FET ON-resistance
 - R_{L} = Inductor ohmic resistance (DCR)
- (2)

7.3.3 Soft Start

After enabling the device, there is a 250- μs delay before switching starts. Then, an internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during the startup time of 1 ms. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The device is able to start into a pre-biased output capacitor. It starts with the applied bias voltage and ramps the output voltage to its nominal value.

7.3.4 Switch Current Limit and HICCUP Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM} , the high-side MOSFET is turned off and the low-side MOSFET remains off, while the inductor current flows through its body diode and quickly ramps down.

When this switch current limit is triggered 32 times, the device stops switching. The device then automatically starts a new start-up after a typical delay time of 128 μs has passed. This is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears.

7.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} .

Feature Description (continued)

7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops the power stage switching when the junction temperature exceeds T_{JSD} . When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically by switching the power stage again.

7.4 Device Functional Modes

7.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 50 nA. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal switch smoothly discharges the output through the SW pin in shutdown mode. Do not leave the EN pin floating.

The typical threshold value of the EN pin is 0.89 V for rising input signal, and 0.62 V for falling input signal.

7.4.2 Power Good

The device has a power good output. The PG pin goes high impedance once the FB pin voltage is above 96% and less than 105% of the nominal voltage, and is driven low once the voltage falls below typically 92% or higher than 110% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

The PG rising edge has a 100- μ s blanking time and the PG falling edge has a deglitch delay of 20 μ s.

表 1. PG Pin Logic

DEVICE CONDITIONS		LOGIC STATUS	
		HIGH IMPEDANCE	LOW
Enable	EN = High, $V_{FB} \geq 96\%$ of Nominal Value	√	
	EN = High, $V_{FB} \leq 92\%$ of Nominal Value		√
	EN = High, $V_{FB} \leq 105\%$ of Nominal Value	√	
	EN = High, $V_{FB} \geq 110\%$ of Nominal Value		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_J > T_{JSD}$		√
UVLO	$0.7\text{ V} < V_{IN} < V_{UVLO}$		√
Power Supply Removal	$V_{IN} < 0.7\text{ V}$	√	

8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

图 5. Typical Application of Fixed Output

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 2 as the input parameters.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.4 V to 5.5 V
Output voltage	1.0 V
Maximum peak output current	3 A

表 3 lists the components used for the example.

表 3. List of Components of 图 5

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1	4.7 µF, Ceramic capacitor, 6.3 V, X7R, size 0603, JMK107BB7475MA	Taiyo Yuden
C2, C3	10 µF, Ceramic capacitor, 10 V, X7R, size 0603, GRM188Z71A106MA73D	Murata
L1	0.24 µH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R3	100 kΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

(1) See [Third-party Products](#) disclaimer.

表 4. List of Components of 图 5, Smallest Solution

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1, C2, C3	10 µF, Ceramic capacitor, 6.3 V, X5R, size 0402, GRM155R60J106ME47	Murata
L1	0.24 µH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R3	100 kΩ, Chip resistor, 1/16 W, size 0402	Std

(1) See [Third-party Products](#) disclaimer.

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify this process, [表 5](#) outlines possible inductor and capacitor value combinations for most applications. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

表 5. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [μ H] ⁽¹⁾	NOMINAL C _{OUT} [μ F] ⁽²⁾			
	10	2 x 10 or 1 x 22	47	100
0.24	+	+ ⁽³⁾	+	
0.33	+	+	+	
0.47				

(1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and –30%.

(2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and –50%.

(3) This LC combination is the standard value and recommended for most applications.

8.2.2.3 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, [式 3](#) is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where

- $I_{OUT,MAX}$ = Maximum output current
- ΔI_L = Inductor current ripple
- f_{SW} = Switching frequency
- L = Inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor. [表 6](#) lists recommended inductors.

表 6. List of Recommended Inductors⁽¹⁾

Inductance [μH]	Current Rating [A]	Dimensions [L x W x H mm]	DC Resistance [mΩ]	Part Number
0.24	4.9	1.6 x 0.8 x 1.0	30	Murata, DFE160810S-R24M (DFE18SANR24MG0)
0.24	6.5	2.0 x 1.2 x 1.0	25	Murata, DFE201210U-R24M
0.24	4.9	1.6 x 0.8 x 0.8	22	Cyntec, HTEH16080H-R24MSR
0.25	9.7	4.0 x 4.0 x 1.2	7.64	Coilcraft, XFL4012-251ME
0.24	3.5	2.0 x 1.6 x 0.6	35	Würth Electronics, 74479977124
0.24	3.5	2.0 x 1.6 x 0.6	35	Sunlord, MPM201606SR24M

(1) See [Third-party Products](#) disclaimer.


8.2.2.4 Capacitor Selection

The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 4.7 μF is sufficient, though a larger value reduces input current ripple.

The architecture of the device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 2 x 10 μF or 1 x 22 μF; this capacitance can vary over a wide range as outline in the output filter selection table.

8.2.3 Application Curves

V_{IN} = 5.0 V, V_{OUT} = 1.0 V, T_A = 25 °C, BOM = [表 3](#), unless otherwise noted.



$V_{IN} = 5.0\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, BOM = 表 3, unless otherwise noted.




图 8. Switching Frequency




图 9. PWM Operation




图 10. PSM Operation




图 11. Startup and Shutdown with No-Load




图 12. Startup and Shutdown with Load





图 13. Load Transient

$V_{IN} = 5.0\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, BOM = 表 3, unless otherwise noted.



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.4 V to 5.5 V. Ensure that the input power supply has a sufficient current rating for the application.

10 Layout

10.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the device. See and [Figure 15](#) for the recommended PCB layout.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB is a signal trace. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes. The connection of the output voltage trace for the FB resistors should be made at the output capacitor.
- Refer to and [Figure 15](#) for an example of component placement, routing and thermal design.

10.2 Layout Example




Figure 15. PCB Layout of Fixed Output Voltage Application

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, [SZZA017](#) and [SPRA953](#).

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

11.2 ドキュメントのサポート

11.2.1 開発サポート

11.2.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designer により、このデバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

11.2.2 関連資料

関連資料については、以下を参照してください。

- 『熱特性についてのアプリケーション・ノート』、[SZZA017](#)
- 『熱特性についてのアプリケーション・ノート』、[SPRA953](#)

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ TIのE2E (Engineer-to-Engineer) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.4 商標

DCS-Control, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

11.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6283810YFPR	ACTIVE	DSBGA	YFP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU	Samples
TPS6283810YFPT	ACTIVE	DSBGA	YFP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6283810YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6283810YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6283810YFPR	DSBGA	YFP	6	3000	182.0	182.0	20.0
TPS6283810YFPT	DSBGA	YFP	6	250	182.0	182.0	20.0


YFP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4223410/A 11/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

YFP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:50X



SOLDER MASK DETAILS
NOT TO SCALE

4223410/A 11/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YFP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4223410/A 11/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated