

## UCCx808A 低消費電力、電流モードのプッシュプルPWM

### 1 特長

- プッシュプル構成のデュアル出力駆動段
- 電流センス放電トランジスタによって動的応答を改善
- 開始時電流130 $\mu$ A (標準値)
- 実行時電流1mA (標準値)
- 1MHzでの動作
- 内部的なソフトスタート
- ゲイン帯域幅積が2MHzのオンチップ・エラー・アンプ
- オンチップVDDクランピング
- 出力駆動ステージのピーク・ソース電流500mA、ピーク・シンク電流1A

### 2 アプリケーション

- 高効率のスイッチ・モード電源
- テレコムDC/DCコンバータ
- ポイント・オブ・ロード(POL)電源モジュール
- 低コストのプッシュプルおよびハーフ・ブリッジ・アプリケーション

### 3 概要

UCCx808AデバイスはBiCMOSプッシュプル、高速、低消費電力、パルス幅モジュレータのファミリーです。

UCCx808Aには、オフラインまたはDC/DCの固定周波数電流モード・スイッチング電源を最小限の外付け部品で構築するため必要な、すべての制御および駆動回路が内蔵されています。

UCCx808Aデュアル出力駆動段は、プッシュプル構成に編成されています。両方の出力は、トグル・フリップ・フロップを使用して、発振器の半分の周波数でスイッチングされます。2つの出力間のデッド・タイムは、タイミング用のコンデンサおよび抵抗によって異なりますが、一般に60ns~200nsで、それぞれの出力ステージのデューティ・サイクルは50%未満に制限されます。

UCCx808Aファミリーには各種のパッケージ・オプション、温度範囲オプション、低電圧誤動作防止レベルが用意されています。このファミリーには、オフラインおよびバッテリー駆動システム用のUVLOスレッシュホールドとヒステリシス・オプションがあります。


UCCx808Aは、UCC3808ファミリーの拡張版です。主な相違点は、AバージョンにはCSピンからグランドへの内部放電トランジスタが搭載されており、発振器のデッド・タイム中に各クロック・サイクルでアクティブになることです。この機能により、各サイクル中にCSピン上のフィルタ容量が放電されるため、フィルタ・コンデンサの値と電流センス遅延を最小限に抑えることができます。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
UCC2808A-1、 UCC2808A-2、 UCC3808A-2	SOIC (8)	4.90mm×3.91mm
	PDIP (8)	9.81mm×6.35mm
	TSSOP (8)	3.00mm×4.40mm
UCC3808A-1	SOIC (8)	4.90mm×3.91mm
	PDIP (8)	9.81mm×6.35mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

#### アプリケーション概略図



## 目次

<b>1</b>	<b>特長</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>12</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	8.1	Application Information.....	12
<b>3</b>	<b>概要</b> .....	<b>1</b>	8.2	Typical Application .....	12
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>14</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>10</b>	<b>Layout</b> .....	<b>14</b>
<b>6</b>	<b>Specifications</b> .....	<b>5</b>	10.1	Layout Guidelines .....	14
6.1	Absolute Maximum Ratings .....	5	10.2	Layout Example .....	14
6.2	ESD Ratings.....	5	<b>11</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>15</b>
6.3	Recommended Operating Conditions.....	5	11.1	ドキュメントのサポート.....	15
6.4	Thermal Information .....	5	11.2	関連リンク .....	15
6.5	Electrical Characteristics.....	6	11.3	ドキュメントの更新通知を受け取る方法.....	15
6.6	Typical Characteristics.....	7	11.4	コミュニティ・リソース .....	15
<b>7</b>	<b>Detailed Description</b> .....	<b>9</b>	11.5	商標.....	15
7.1	Overview .....	9	11.6	静電気放電に関する注意事項 .....	15
7.2	Functional Block Diagrams .....	9	11.7	Glossary .....	15
7.3	Feature Description.....	10	<b>12</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>15</b>
7.4	Device Functional Modes.....	11			


## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

<b>Revision E (December 2016) から Revision F に変更</b>	<b>Page</b>
• 「アプリケーション概略図」変更 .....	<b>1</b>
• Changed references of N package to P package (PDIP) .....	<b>5</b>
• 変更 静電気放電に関する注意事項の記載 .....	<b>15</b>

<b>Revision D (August 2002) から Revision E に変更</b>	<b>Page</b>
• 「ESD定格」の表、「機能説明」、「デバイスの機能モード」、「アプリケーションと実装」、「電源に関する推奨事項」、「レイアウト」、「デバイスとドキュメントのサポート」、「メカニカル、パッケージ、および注文情報」追加 .....	<b>1</b>
• Deleted Lead temperature, soldering (10 s): 300°C maximum .....	<b>5</b>

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	SOIC, PDIP	TSSOP		
COMP	1	3	O	COMP is the output of the error amplifier and the input of the PWM comparator. The error amplifier in the UCCx808A is a true low-output impedance, 2-MHz operational amplifier. As such, the COMP pin can both source and sink current. However, the error amplifier is internally current limited, so that zero duty cycle can be externally forced by pulling COMP to GND. The UCCx808A family features built-in full-cycle soft start. Soft start is implemented as a clamp on the maximum COMP voltage.
CS	3	5	I	The input to the PWM, peak current, and overcurrent comparators. The overcurrent comparator is only intended for fault sensing. Exceeding the overcurrent threshold causes a soft-start cycle. An internal MOSFET discharges the current sense filter capacitor to improve dynamic performance of the power converter.
FB	2	4	I	The inverting input to the error amplifier. For best stability, keep FB lead length as short as possible and FB stray capacitance as small as possible.
GND	5	7	G	Reference ground and power ground for all functions. Because of high currents, and high-frequency operation of the UCC3808A, a low impedance circuit board ground plane is highly recommended.
OUTA	7	1	O	Alternating high current output stages. Both stages are capable of driving the gate of a power MOSFET. Each stage is capable of 500-mA peak-source current, and 1-A peak-sink current. The output stages switch at half the oscillator frequency, in a push-pull configuration. When the voltage on the RC pin is rising, one of the two outputs is high, but during fall time, both outputs are off. This <i>dead time</i> between the two outputs, along with a slower output rise time than fall time, insures that the two outputs can not be on at the same time. This dead time is typically 60 ns to 200 ns and depends upon the values of the timing capacitor and resistor. The high-current-output drivers consist of MOSFET output devices, which switch from VDD to GND. Each output stage also provides a very low impedance to overshoot and undershoot. This means that in many cases, external-schottky-clamp diodes are not required.
OUTB	6	8	O	Alternating high current output stages. Both stages are capable of driving the gate of a power MOSFET. Each stage is capable of 500-mA peak-source current, and 1-A peak-sink current. The output stages switch at half the oscillator frequency, in a push-pull configuration. When the voltage on the RC pin is rising, one of the two outputs is high, but during fall time, both outputs are off. This <i>dead time</i> between the two outputs, along with a slower output rise time than fall time, insures that the two outputs can not be on at the same time. This dead time is typically 60 ns to 200 ns and depends upon the values of the timing capacitor and resistor. The high-current-output drivers consist of MOSFET output devices, which switch from VDD to GND. Each output stage also provides a very low impedance to overshoot and undershoot. This means that in many cases, external-schottky-clamp diodes are not required.

(1) P = Power, G = Ground, I = Input, O = Output

**Pin Functions (continued)**

PIN			TYPE <sup>(1)</sup>	DESCRIPTION
NAME	SOIC, PDIP	TSSOP		
RC	4	6	O	<p>The oscillator programming pin. The UCC3808A's oscillator tracks VDD and GND internally, so that variations in power supply rails minimally affect frequency stability. <a href="#">Functional Block Diagrams</a> shows the oscillator block diagram. Only two components are required to program the oscillator: a resistor (tied to the VDD and RC), and a capacitor (tied to the RC and GND). The approximate oscillator frequency is determined by the simple formula in <a href="#">Equation 1</a>.</p> <p>The recommended range of timing resistors is between 10 kΩ and 200 kΩ and range of timing capacitors is between 100 pF and 1000 pF. Timing resistors less than 10 kΩ must be avoided. For best performance, keep the timing capacitor lead to GND as short as possible, the timing resistor lead from VDD as short as possible, and the leads between timing components and RC as short as possible. Separate ground and VDD traces to the external timing network are encouraged.</p>
VDD	8	2	P	<p>The power input connection for this device. Although quiescent VDD current is very low, total supply current is higher, depending on OUTA and OUTB current, and the programmed oscillator frequency. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge (Qg), average OUT current can be calculated from <a href="#">Equation 2</a>.</p> <p>To prevent noise problems, bypass VDD to GND with a ceramic capacitor as close to the chip as possible along with an electrolytic capacitor. A 1-μF decoupling capacitor is recommended.</p>

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage (IDD ≤ 10 mA)			15	V
Supply current			20	mA
OUTA/OUTB source current (peak)			–0.5	A
OUTA/OUTB sink current (peak)			1	A
Analog inputs (FB, CS)		–0.3	VDD + 0.3 (not to exceed 6)	V
Power dissipation at TA = 25°C	P package		1	W
	D package		650	mW
	PW package		400	
Junction temperature, TJ		–55	150	°C
Storage temperature, Tstg		–65	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Currents are positive into, negative out of the specified terminal. Consult the packaging section of the [Power Supply Control Products Data Book](#) for thermal limitations and considerations of packages.

### 6.2 ESD Ratings

		VALUE	UNIT
V(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VDD Supply voltage	UCCx808-1	13	14	V
	UCCx808-2	5	14	
TJ Junction temperature	UCC2808-x	–40	85	°C
	UCC3808-x	0	70	

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCCx808A		UCC2808A-x UCC3808A-2	UNIT
		D (SOIC)	P (PDIP)	PW (TSSOP)	
		8 PINS	8 PINS	8 PINS	
RθJA	Junction-to-ambient thermal resistance	105.4	57	151.9	°C/W
RθJC(top)	Junction-to-case (top) thermal resistance	47.9	49.6	36.5	°C/W
RθJB	Junction-to-board thermal resistance	46.5	34.3	81.5	°C/W
ψJT	Junction-to-top characterization parameter	8.7	19.5	1.7	°C/W
ψJB	Junction-to-board characterization parameter	45.9	34.2	79.6	°C/W
RθJC(bot)	Junction-to-case (bottom) thermal resistance	—	—	—	°C/W

- For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for the UCC3808A-x and  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  for the UCC2808A-x,  $V_{DD} = 10\text{ V}^{(1)}$ , 1- $\mu\text{F}$  capacitor from VDD to GND,  $R = 22\text{ k}\Omega$ ,  $C = 330\text{ pF}$ , and  $T_A = T_J$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OSCILLATOR</b>					
Oscillator frequency		175	194	213	kHz
Oscillator amplitude/VDD <sup>(2)</sup>		0.44	0.5	0.56	V/V
<b>ERROR AMPLIFIER</b>					
Input voltage	COMP = 2 V	1.95	2	2.05	V
Input bias current		-1		1	$\mu\text{A}$
Open loop voltage gain		60	80		dB
COMP sink current	FB = 2.2 V, COMP = 1 V	0.3	2.5		mA
COMP source current	FB = 1.3 V, COMP = 3.5 V	-0.2	-0.5		mA
<b>PWM</b>					
Maximum duty cycle	Measured at OUTA or OUTB	48%	49%	50%	
Minimum duty cycle	COMP = 0 V			0%	
<b>CURRENT SENSE</b>					
Gain <sup>(3)</sup>		1.9	2.2	2.5	V/V
Maximum input signal	COMP = 5 V <sup>(4)</sup>	0.45	0.5	0.55	V
CS to output delay	COMP = 3.5 V, CS from 0 mV to 600 mV		100	200	ns
CS source current		-200			nA
CS sink current	CS = 0.5 V, RC = 5.5 V <sup>(5)</sup>	5	10		mA
Over current threshold		0.7	0.75	0.8	V
COMP to CS offset	CS = 0 V	0.35	0.8	1.2	V
<b>OUTPUT</b>					
OUT low level	I = 100 mA		0.5	1	V
OUT high level	I = -50 mA, VDD – OUT		0.5	1	V
Rise time	$C_L = 1\text{ nF}$		25	60	ns
Fall time	$C_L = 1\text{ nF}$		25	60	ns
<b>UNDERVOLTAGE LOCKOUT</b>					
Start threshold	UCCx808A-1 <sup>(1)</sup>	11.5	12.5	13.5	V
	UCCx808A-2	4.1	4.3	4.5	
Minimum operating voltage after start	UCCx808A-1	7.6	8.3	9	V
	UCCx808A-2	3.9	4.1	4.3	
Hysteresis	UCCx808A-1	3.5	4.2	5.1	V
	UCCx808A-2	0.1	0.2	0.3	
<b>SOFT START</b>					
COMP rise time	FB = 1.8 V, rise from 0.5 V to 4 V		3.5	20	ms
<b>OVERALL</b>					
Start-up current	VDD < start threshold		130	260	$\mu\text{A}$
Operating supply current	FB = 0 V, CS = 0 V <sup>(1)(6)</sup>		1	2	mA
VDD zener shunt voltage	IDD = 10 mA <sup>(7)</sup>	13	14	15	V

(1) For UCCx808A-1, set VDD above the start threshold before setting at 10 V.

(2) Measured at RC. Signal amplitude tracks VDD.

(3) Gain is defined by:  $A = \Delta V_{\text{COMP}} / \Delta V_{\text{CS}}$ ,  $0\text{ V} \leq V_{\text{CS}} \leq 0.4\text{ V}$ .







(4) Parameter measured at trip point of latch with FB at 0 V.

(5) The internal current sink on the CS pin is designed to discharge an external filter capacitor. It is not intended to be a DC sink path.


(6) Does not include current in the external oscillator network.

(7) Start threshold and Zener shunt threshold track one another.


### 6.6 Typical Characteristics



**Typical Characteristics (continued)**



**Figure 7. RC R<sub>DS(on)</sub> vs Temperature**



**Figure 8. CS R<sub>DS(on)</sub> vs Temperature**

## 7 Detailed Description


### 7.1 Overview

The UCCx808A-x device is a highly integrated, low-power current mode push-pull PWM controller. The controller employs low starting current and an internal control algorithm that offers accurate output voltage regulation in the presence of line and load variations. The UCCx808A-x family of parts has UVLO thresholds and hysteresis options for off-line and battery-powered systems.

Table 1. Undervoltage Lockout Levels

PART NUMBER	TURNON THRESHOLD	TURNOFF THRESHOLD
UCCx808A-1	12.5	8.3
UCCx808A-1	4.3	4.1

### 7.2 Functional Block Diagrams




Copyright © 2016, Texas Instruments Incorporated

The oscillator generates a sawtooth waveform on RC. During the RC rise time, the output stages alternate on time, but both stages are off during the RC fall time. The output stages switch a 1/2 the oscillator frequency, with ensured duty cycle of < 50% for both outputs.

Figure 9. Block Diagram

## Functional Block Diagrams (continued)



**Figure 10. Block Diagram of Oscillator**

## 7.3 Feature Description

### 7.3.1 Pin Descriptions

#### 7.3.1.1 COMP

The COMP pin is the output of the error amplifier and the input of the PWM comparator. The error amplifier in the UCC3808 is a true low-output impedance, 2-MHz operational amplifier. As such, the COMP pin can both source and sink current. However, the error amplifier is internally current limited, so that zero duty cycle can be externally forced by pulling COMP to GND.

The UCC3808 family features built-in full cycle soft start. Soft start is implemented as a clamp on the maximum COMP voltage.

#### 7.3.1.2 CS

The input to the PWM, peak current, and overcurrent comparators. The overcurrent comparator is only intended for fault sensing. Exceeding the overcurrent threshold causes a soft-start cycle.

#### 7.3.1.3 FB

The inverting input to the error amplifier. For best stability, keep FB lead length as short as possible and FB stray capacitance as small as possible.

#### 7.3.1.4 GND

Reference ground and power ground for all functions. Because of high currents, and high-frequency operation of the UCC3808, a low-impedance printed-circuit board ground plane is highly recommended.

#### 7.3.1.5 OUTA and OUTB

Alternating high current output stages. Both stages are capable of driving the gate of a power MOSFET. Each stage is capable of 500-mA peak source current, and 1-A peak sink current.

The output stages switch at half the oscillator frequency, in a push-pull configuration. When the voltage on the RC pin is rising, one of the two outputs is high, but during fall time, both outputs are off. This dead time between the two outputs, along with a slower output rise time than fall time, insures that the two outputs can not be on at the same time. This dead time is typically 60 ns to 200 ns and depends upon the values of the timing capacitor and resistor.

The high-current output drivers consist of MOSFET output devices, which switch from VDD to GND. Each output stage also provides a very low impedance to overshoot and undershoot. This means that in many cases, external Schottky clamp diodes are not required.

## Feature Description (continued)

### 7.3.1.6 RC

The oscillator programming pin. The oscillator of the UCC3808-x tracks VDD and GND internally, so that variations in power supply rails minimally affect frequency stability. [Figure 10](#) shows the oscillator block diagram.

Only two components are required to program the oscillator: a resistor (tied to the VDD and RC), and a capacitor (tied to the RC and GND). The approximate oscillator frequency is determined by [Equation 1](#).

$$f_{\text{OSCILLATOR}} = \frac{1.41}{RC}$$

where

- frequency is in Hz
  - resistance in  $\Omega$
  - capacitance in Farads
- (1)

The recommended range of timing resistors is between 10 k $\Omega$  and 200 k $\Omega$  and range of timing capacitors is between 100 pF and 1000 pF. Timing resistors less than 10 k $\Omega$  must be avoided.

For best performance, keep the timing capacitor lead to GND as short as possible, the timing resistor lead from VDD as short as possible, and the leads between timing components and RC as short as possible. Separate ground and VDD traces to the external timing network are encouraged.

### 7.3.1.7 VDD

The power input connection for this device. Although quiescent VDD current is very low, total supply current is higher, depending on OUTA and OUTB current, and the programmed oscillator frequency. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge (Q<sub>g</sub>), average OUT current can be calculated with [Equation 2](#).

$$I_{\text{OUT}} = Q_g \times F$$

where

- F is frequency
- (2)

To prevent noise problems, bypass VDD to GND with a ceramic capacitor as close to the chip as possible along with an electrolytic capacitor. TI recommends a 1- $\mu$ F decoupling capacitor.

## 7.4 Device Functional Modes

### 7.4.1 VCC

When VCC rises above 12.5 V (for the UCCx808A-1) or above 4.3 V (for the UCCx808-2) the device is enabled. When any fault conditions are cleared, a soft-start condition is initiated and the gate driver outputs begin switching.

When VCC drops below 8.3 V (for the UCCx808-1) or 4.1 V (for the UCCx808-2) the device enters the UVLO protection mode and both gate drivers are actively pulled low.

### 7.4.2 Push-Pull or Half-Bridge Function

Because the device provides alternate 180° out-of-phase gate drive signals (OUTA and OUTB), it may be used as a controller for the push-pull or half-bridge topologies. For the half-bridge topology the UCCx808A-x requires an external high side gate driver or pulse transformer on one or both of the OUTA and OUTB signals.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

A 200-kHz push-pull application circuit with a full-wave rectifier is shown in Figure 11. The output,  $V_O$ , provides 5 V at 50 W maximum and is electrically isolated from the input. Because the UCC3808A is a peak-current-mode controller the 2N2907 emitter following amplifier (buffers the CT waveform) provides slope compensation which is necessary for duty ratios greater than 50%. Capacitor decoupling is very important with a single ground IC controller, and a 1  $\mu$ F is suggested as close to the IC as possible. The controller supply is a series RC for start-up, paralleled with a bias winding on the output inductor used in steady-state operation.

Isolation is provided by an optocoupler with regulation done on the secondary side using the TL431 adjustable precision shunt regulator. Small signal compensation with tight voltage regulation is achieved using this part on the secondary side. Many choices exist for the output inductor depending on cost, volume, and mechanical strength. Several design options are iron powder, molypermalloy (MPP), or a ferrite core with an air gap as shown here. The main power transformer has a Magnetics Inc. ER28 size core made of P material for efficient operation at this frequency and temperature. The input voltage may range from 36 Vdc to 72 Vdc.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Typical Application Diagram: 48-Vin, 5-V, 50-W Output

**Typical Application (continued)**

**8.2.1 Design Requirements**

Table 2 lists the design parameters for the UCC3808A-x.

**Table 2. Design Parameters**

PARAMETER	VALUE
Output voltage	5 V
Rated output power	50 W
Input DC voltage range	36 V to 72 V
Switching frequency	210 kHz

**8.2.2 Detailed Design Procedure**

The output, VO, provides 5 V at 50 W maximum and is electrically isolated from the input. Because the UCC3808A is a peak current mode controller, the 2N2907 emitter follower amplifier buffers the oscillator waveform (RC pin) and provides slope compensation to the current sense (CS) input. This is necessary for duty cycle ratios of greater than 50%.


Capacitor decoupling is provided on the VDD pin. TI recommends using a minimum decoupling capacitance of 10- $\mu$ F electrolytic and 0.1- $\mu$ F ceramic. The ceramic capacitor must be as close to the VDD pin as possible. The UCC3808A is initially powered up from the 36-V to 72-V input supply. Once the power supply has started, the bias supply is provided by an auxiliary winding on the main power transformer.

Isolation is provided by an optocoupler with regulation done on the secondary side using the TL431 precision programmable reference. The internal error amplifier of the UCC3808A is set up as a unity gain amplifier and the compensation network is provided on the secondary side.


Many choices exist for the output inductor depending on cost and size constraints. Design options are powdered iron, molypermalloy or the ferrite core option used in this design. The power transformer is a low profile design, EFD25 size, using the Magnetics Inc. P material. This material is a good choice for low power loss at high switching frequency.

The switching frequency is set at 210 kHz with the RC network on the RC pin.

**8.2.3 Application Curves**



**Figure 12. Error Amplifier Gain and Phase Response vs Frequency**



**Figure 13. Dead Time vs Timing Resistor**

## 9 Power Supply Recommendations

The VDD power terminal for the device requires the placement of electrolytic capacitor as energy storage capacitor because of the 1-A drive capability of the UCCx808A-x controller. Also a low-ESR noise decoupling capacitor is required and it must be placed as close as possible to the VDD and GND pins. Ceramic capacitors with stable dielectric characteristics over temperature are recommended. X7R is a suitable dielectric material for use here.


TI recommends a 10- $\mu$ F, 25-V electrolytic capacitor part.

## 10 Layout

### 10.1 Layout Guidelines

1. Place the VDD capacitor as close as possible between the VDD pin and GND of the UCCx808A-x, tracked directly to both pins.
2. A small, external filter capacitor is recommended on the CS pin. Track the filter capacitor as directly as possible from the CS to GND pins.
3. The tracking and layout of the FB pin and connecting components is critical to minimizing noise pickup and interference. Reduce the total surface area of traces on the FB net to a minimum.
4. The OUTA and OUTB pins have a high-current source and sink capability. An external gate resistor is recommended to damp oscillations. A value of around a few Ohms is recommended. A pull-down resistor on the gate to source is recommended to prevent the MOSFET gate from floating on if there is an open-circuit fault in the gate drive path.

### 10.2 Layout Example



**Figure 14. Recommended Layout**

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

関連資料については、以下を参照してください。

[『電源制御製品データブック』](#)

### 11.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

**表 3. 関連リンク**

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
UCC2808A-1	<a href="#">ここをクリック</a>				
UCC2808A-2	<a href="#">ここをクリック</a>				
UCC3808A-1	<a href="#">ここをクリック</a>				
UCC3808A-2	<a href="#">ここをクリック</a>				

### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.5 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2808ADTR-1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2808A-1	<a href="#">Samples</a>
UCC2808ADTR-1G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2808A-1	<a href="#">Samples</a>
UCC2808ADTR-2	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2808A-2	<a href="#">Samples</a>
UCC2808ADTR-2G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2808A-2	<a href="#">Samples</a>
UCC2808APWTR-2	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2808A2	<a href="#">Samples</a>
UCC3808ADTR-1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	3808A-1	<a href="#">Samples</a>
UCC3808ADTR-1G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	3808A-1	<a href="#">Samples</a>
UCC3808ADTR-2	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	3808A-2	<a href="#">Samples</a>
UCC3808APWTR-2	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3808A2	<a href="#">Samples</a>
UCC3808APWTR-2G4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3808A2	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2808ADTR-1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC2808ADTR-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC2808APWTR-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
UCC3808ADTR-1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC3808ADTR-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC3808APWTR-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2808ADTR-1	SOIC	D	8	2500	340.5	338.1	20.6
UCC2808ADTR-2	SOIC	D	8	2500	340.5	338.1	20.6
UCC2808APWTR-2	TSSOP	PW	8	2000	356.0	356.0	35.0
UCC3808ADTR-1	SOIC	D	8	2500	340.5	338.1	20.6
UCC3808ADTR-2	SOIC	D	8	2500	340.5	338.1	20.6
UCC3808APWTR-2	TSSOP	PW	8	2000	356.0	356.0	35.0

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated