









**[AFE78101,](https://www.ti.com/product/ja-jp/afe78101?qgpn=afe78101) [AFE88101](https://www.ti.com/product/ja-jp/afe88101?qgpn=afe88101)** [JAJSN92](https://www.tij.co.jp/jp/lit/pdf/JAJSN92) – DECEMBER 2022

# <span id="page-0-0"></span>**AFEx8101 4mA** から **20mA** のループ電源アプリケーション向け、電圧リファレ ンスおよび診断 **ADC** を内蔵した **16** ビットおよび **14** ビットの低消費電力 **DAC**

## **1** 特長

• [機能安全対応](https://www.ti.com/technologies/functional-safety/overview.html#commitment)

**TEXAS** 

**INSTRUMENTS** 

- 機能安全システムの設計に役立つ資料を利用可 能 [AFE88101](https://www.ti.com/jp/lit/pdf/SFFS396)、[AFE78101](https://www.ti.com/jp/lit/pdf/SFFS503)
- 低い静止電流:170μA (標準値)
- 16 ビットまたは 14 ビット、モノリシック高性能 DAC
	- 1.8V 電源: 0.15V  $\sim$  1.25V, 0.2V  $\sim$  1.0V
	- 5V 電源:0.3 V  $\sim$  2.5 V、0.4 V  $\sim$  2.0 V
	- 16 ビットでの INL、4LSB
	- 40℃~ +125℃の範囲で TUE が 0.07% FSR (最 大値)
- 高度な診断向け、12 ビット、3.84kSPS の ADC (A/D コンバータ)
- 1.25V 基準電圧 (10ppm/℃) を内蔵
- クロック出力付きの内蔵 1.2288Mhz 発振器を内蔵
- デジタル・インターフェイス:
	- シリアル・ペリフェラル・インターフェイス (SPI)
	- UART (Universal Asynchronous Receiver-Transmitter)
- 故障検出:CRC ビット・エラー・チェック、ウィンドウ付き ウォッチドッグ・タイマ、診断 ADC
- 広い動作温度範囲-55℃~ +125℃

# **2** アプリケーション

- 2 線式トランスミッタ
- 4mA ~ 20mA のループ電源アプリケーション
- [プロセス制御および産業用オートメーション](https://www.ti.com/applications/industrial/factory-automation/overview.html)
- スマート・トランスミッタ
- PLC または DCS I/O モジュール

## **3** 概要

16 ビットの AFE88101 および 14 ビットの AFE78101 (AFEx8101) は、センサ・トランスミッタ・アプリケーション向 けに設計された、高集積度、高精度、超低消費電力の電 圧出力 D/A コンバータ (DAC) です。

AFEx8101 デバイスには、4mA から 20mA の 2 線式 (ル ープ電源) センサ・トランスミッタを設計するために必要な 構成要素のほとんどが含まれています。これらのデバイス には、高精度な DAC に加えて、10ppm/℃の電圧リファレ ンスと診断用 A/D コンバータ (ADC) が内蔵されていま す。内在的および機能安全上の問題に対応するには、外 部の電圧電流変換と、電源のレギュレーションが必要で す。

内蔵の診断 ADC は複数の内部ノードに多重化されてお り、自動的な自己ヘルス・チェックを可能にしています。こ のチェックにより、内蔵のバイアス源や電源レギュレータ、 電圧リファレンス、DAC 出力、ダイ温度に関するエラーや 故障を検出でき、さらにオプションとして外部電圧源の問 題も検出できます。診断用 ADC、CRC フレーム・エラー・ チェック、あるいはウィンドウ付きのウォッチドッグ・タイマか ら、いずれかの障害が検出された場合、本デバイスは (オ プションとして) 割り込みの発行、あるいは標準の NAMUR 出力値またはユーザー指定のカスタム値に応じ たフェイルセーフ状態への遷移、またはその両方を開始 できます。

これらのデバイスは最小 1.71V の電源で動作し、最大静 止電流は 210μA です。本デバイスの温度範囲は -40℃ ~ +125℃で規定されていますが、-55℃~+125℃で機 能することが可能です。

デバイス情報		
部品番号	分解能	パッケージ(1)
AFE78101	14 ビット	RRU (UQFN, 24)
AFE88101	16 ビット	4.00mm×4.00mm

(1) 利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 ◆◆ www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。





機能ブロック図



## **Table of Contents**





## **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。



<span id="page-3-0"></span>

## **5 Pin Configuration and Functions**





#### 表 **5-1. Pin Functions**



<span id="page-4-0"></span>

### 表 **5-1. Pin Functions (continued)**



(1) AI = analog input, AO = analog output, DI = digital input, DO = digital output, P = power.

<span id="page-5-0"></span>

## **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### **6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



### **6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics application](https://www.ti.com/jp/lit/pdf/SPRA953) [report.](https://www.ti.com/jp/lit/pdf/SPRA953)*

<span id="page-6-0"></span>

## **6.5 Electrical Characteristics**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C and all typical values at T<sub>A</sub> = 25°C, PVDD = VDD = IOVDD = 1.8 V, external or internal VREFIO = 1.25 V, R<sub>LOAD</sub> = 50 kΩ to GND, C<sub>LOAD</sub> = 100 pF to GND, and digital inputs at IOVDD or GND (unless otherwise noted)





## **6.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C and all typical values at T<sub>A</sub> = 25°C, PVDD = VDD = IOVDD = 1.8 V, external or internal VREFIO = 1.25 V, R<sub>LOAD</sub> = 50 kΩ to GND, C<sub>LOAD</sub> = 100 pF to GND, and digital inputs at IOVDD or GND (unless otherwise noted)





## **6.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C and all typical values at T<sub>A</sub> = 25°C, PVDD = VDD = IOVDD = 1.8 V, external or internal VREFIO = 1.25 V, R<sub>LOAD</sub> = 50 kΩ to GND, C<sub>LOAD</sub> = 100 pF to GND, and digital inputs at IOVDD or GND (unless otherwise noted)



<span id="page-9-0"></span>

## **6.5 Electrical Characteristics (continued)**

all minimum and maximum values at T<sub>A</sub> = –40°C to +125°C and all typical values at T<sub>A</sub> = 25°C, PVDD = VDD = IOVDD = 1.8 V, external or internal VREFIO = 1.25 V, R<sub>LOAD</sub> = 50 kΩ to GND, C<sub>LOAD</sub> = 100 pF to GND, and digital inputs at IOVDD or GND (unless otherwise noted)



(1) End point fit between code 0 to code 65,535 for 16-bit, code 0 to code 16,383 for 14-bit, DAC output unloaded, performance under resistive and capacitive load conditions are specified by design and characterization.

(2) Not production tested.

(3) Derived from the characterization data.

(4) Output buffer gain  $(G) = 2$ , PVDD  $> 2.7$  V.

<span id="page-10-0"></span>

## **6.6 Timing Requirements**

all input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 1 ns/V and timed from a voltage level of (V<sub>IL</sub> + V<sub>IH</sub>) / 2, 2.7 V ≤ PVDD ≤ 5.5 V, V<sub>IH</sub> = 1.62 V, V<sub>IL</sub> = 0.15 V, VREFIO = 1.25 V, and T<sub>A</sub> = –40°C to +125°C (unless otherwise noted)



<span id="page-11-0"></span>

### **6.7 Timing Diagrams**





<span id="page-12-0"></span>

## **6.8 Typical Characteristics: VOUT DAC**



















at T<sub>A</sub> = 25°C, PVDD = VDD = IOVDD = 1.8 V, external or internal VREFIO = 1.25 V, R<sub>LOAD</sub> = 50 kΩ to GND, C<sub>LOAD</sub> = 100 pF to GND, and digital inputs at IOVDD or GND (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=JAJSN92&partnum=AFE78101)* 17





<span id="page-18-0"></span>

## **6.9 Typical Characteristics: ADC**



**[AFE78101](https://www.ti.com/product/ja-jp/afe78101?qgpn=afe78101), [AFE88101](https://www.ti.com/product/ja-jp/afe88101?qgpn=afe88101)**

<span id="page-19-0"></span>

### **6.10 Typical Characteristics: Reference**





## **6.10 Typical Characteristics: Reference (continued)**



<span id="page-21-0"></span>

## **6.11 Typical Characteristics: Power Supply**



<span id="page-22-0"></span>

## **7 Detailed Description**

### **7.1 Overview**

The AFEx8101 feature a 16-bit (AFE88101) or 14‑bit (AFE78101) string DAC with voltage output buffer. Both devices are capable of operating from supplies as low as 1.71 V at very low power, and are designed for 4-mA to 20-mA, loop-powered applications. The AFEx8101 have two different DAC output voltage ranges depending on supply voltage, and two other ranges depending on configuration. The DAC has calibration registers for setting gain and offset values for adjusting the DAC outputs. The DAC also has different output slewing modes that allow for a programmable linear slew and a sinusoidal shaped output slew.

The AFEx8101 also feature a 12‑bit SAR ADC that can be multiplexed to measure different inputs, including external nodes and internal nodes for diagnostic measurements on the device. The ADC is capable of making direct-mode measurements with on-demand conversions or auto-mode measurements through continuous conversions using a channel sequencer with a multiplexer. The devices have optional alarm configurations with fault detection and alarm actions.

Device communication and programming are done through an SPI or through the UART break mode (UBM). With the SPI, a cyclic redundancy check (CRC) is implemented by default, which can be disabled. Additionally, communications can be monitored with a watchdog timer (WDT) that alerts the user if the device becomes unresponsive to periodic communication.

The AFEx8101 feature a 1.25-V, onboard precision voltage reference, and an integrated precision oscillator.

Throughout this data sheet, register and bit names are combined with a period to use the following format: <register\_name>.<bit\_name>. For example, the CLR bit in the DAC\_CFG register is labeled DAC\_CFG.CLR.



### **7.2 Functional Block Diagram**

<span id="page-23-0"></span>

## **7.3 Feature Description**

## **7.3.1 Digital-to-Analog Converter (DAC) Overview**

The AFEx8101 feature a 16‑bit (AFE88101) or 14-bit (AFE78101) string DAC followed by an output voltage buffer. The DAC can be configured to support two low PVDD (0.15 V to 1.25 V and 0.2 V to 1 V), or high PVDD (0.3 V to 2.5 V and 0.4 V to 2 V) output ranges of operation depending on the PVDD supply voltage and the DAC CFG.RANGE bit in the device configuration register. Using a voltage-to-current converter stage, these output voltages can be used to control a 4 mA to 20 mA loop. The narrow range corresponds to a 4-mA to 20 mA range. The full range allows for currents under and over the 4-mA to 20-mA range.

The devices continuously monitor the PVDD supply to provide proper operation based on the DAC range setting. 表 7-1 shows the valid supply ranges and corresponding VOUT DAC voltage ranges for the AFEx8101.



#### 表 **7-1. VOUT DAC Voltage Ranges**

(1) See  $\frac{1}{2}\sqrt{2}$  [7-7](#page-41-0) for details.

(2) See  $\overline{\boxtimes}$  [7-12](#page-39-0) for details.

If PVDD or VDD fall outside the specified threshold values associated with the supply configuration during operation, an alarm is generated and the DAC output is set according to the ALARM\_ACTION setting.



#### *7.3.1.1 DAC Resistor String*

 $\overline{\boxtimes}$  7-1 shows that the resistor string structure consists of a series of resistors, each of value R. The code loaded to the DAC determines the node on the string at which the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. The resistor string architecture has inherent monotonicity, voltage output, and low glitch.



図 **7-1. DAC Resistor String**

#### *7.3.1.2 DAC Buffer Amplifier*

The VOUT output pin is driven by the DAC output buffer amplifier. The output amplifier default settings are designed to drive capacitive loads as high as 100 pF without oscillation. The output buffer is able to source and sink 1 mA. The device implements short-circuit protection for momentary output shorts to ground and VDD supply. The source and sink short-circuit current thresholds are set to 5 mA.

<span id="page-25-0"></span>

### *7.3.1.3 DAC Transfer Function*

The following equation describes the DAC transfer function, which is the relationship between internal signal DAC CODE and output voltage VOUT:

$$
VOUT = \frac{DAC\_CODE}{2^N} \times FSR + V_{MIN}
$$
 (1)

where

- DAC\_CODE is an internal signal and the decimal equivalent of the gain and offset calibrated binary code loaded into the DAC\_DATA register. DAC\_CODE range = 0 to  $2^N - 1$ .
- $N = DAC$  CODE resolution in bits (16 for the AFE88101 and 14 for the AFE78101).
- FSR = VOUT full-scale range for the selected output range in  $\bar{\mathcal{R}}$  7-2.
- $V_{MIN}$  = the lowest voltage for the selected DAC output range.



## 表 **7-2. FSR and VMIN for all VOUT Ranges**

The VOUT range for the DAC is determined by DAC\_CFG.RANGE bit when not in the CLEAR state. In the CLEAR state, the range is determined by DAC\_CFG.CLR\_RANGE bit.

#### *7.3.1.4 DAC Gain and Offset Calibration*

The AFEx8101 provide DAC gain and offset calibration capability to correct for end-point errors present in the system. Implement the gain and offset calibration using two registers, DAC\_GAIN.GAIN and DAC\_OFFSET.OFFSET. Update DAC\_DATA register after gain or offset codes are changed for the new values to take effect. The DAC\_GAIN can be programmed from 0.5 to 1.499985 using  $\pm$  2.

$$
\text{DAC\_GAIN} = \frac{1}{2} + \frac{\text{GAN}}{2^{\text{N}}} \tag{2}
$$

where

- $N = DAC$  GAIN resolution in bits: 16 for the AFE88101 and 14 for the AFE78101.
- GAIN is the decimal value of the DAC GAIN register setting.
- GAIN data are left justified; the last two LSBs in the DAC\_GAIN register are ignored for the AFE78101.

The example DAC GAIN settings for the AFE88101 are shown in  $\frac{1}{2}\sqrt{5}$ .



#### 表 **7-3. DAC\_GAIN Setting vs GAIN Code**



The DAC\_OFFSET is stored in the DAC\_OFFSET register using 2's-complement encoding. The DAC\_OFFSET value can be programmed from  $-2^{(N-1)}$  to  $2^{(N-1)} - 1$  using  $\pm \overline{x}$  3.

$$
\text{DAC\_OFFSET} = -\text{OFFSET}_{\text{MSB}} \times 2^{\left(N-1\right)} + \sum_{i=0}^{\left(N-2\right)} \text{OFFSET}_{i} \times 2^{i} \tag{3}
$$

where

- N = DAC\_OFFSET resolution in bits: 16 for the AFE88101 and 14 for the AFE78101.
- OFFSET $_{MSB}$  = MSB bit of the DAC\_OFFSET register.
- $\bullet$   $\;\;$  OFFSET $_{i}$  = The rest of the bits of the DAC\_OFFSET register.
- *i* = Position of the bit in the DAC\_OFFSET register.
- OFFSET data are left justified; the last two LSBs in the DAC\_OFFSET register are ignored for the device.

The most significant bit determines the sign of the number and is called the sign bit. The sign bit has the weight of  $-2^{(N-1)}$  as shown in  $\pm 3$ .

The example DAC\_OFFSET settings for the AFE88101 are shown in  $\frac{1}{2}\sqrt{5}$  7-4.





The following transfer function is applied to the DAC\_DATA.DATA based on the DAC\_GAIN and DAC\_OFFSET values:

$$
DAC\_CODE = (DATA \times DAC\_GAIN) + DAC\_OFFSET
$$
\n(4)

#### where

- DAC\_CODE is the internal signal applied to the DAC.
- DATA is the decimal value of the DAC DATA register.
- DAC\_GAIN and DAC\_OFFSET are the user calibration settings.
- DATA data are left justified; the last two LSBs in the DAC\_DATA register are ignored for the AFE78101.

Substituting DAC\_GAIN and DAC\_OFFSET in [式](#page-25-0) 4 with 式 2 and 式 3 results in:

DAC-CODE = 
$$
\left(\text{DATA} \times \left[\frac{1}{2} + \frac{\text{GAN}}{2^N}\right]\right) - \text{OFFSET}_{\text{MSB}} \times 2^{(N-1)} + \sum_{i=0}^{(N-2)} \text{OFFSET}_i \times 2^i
$$
 (5)

The multiplier is implemented using truncation instead of rounding. This truncation can cause a difference of one LSB if rounding is expected.  $\boxed{\boxtimes}$  [7-2](#page-27-0) shows the DAC calibration path.

<span id="page-27-0"></span>



図 **7-2. DAC Calibration Path**

### *7.3.1.5 Programmable Slew Rate*

The slew rate feature controls the rate at which the output voltage or current changes. This feature is disabled by default and is enabled by writing a logic 1 to the DAC\_CFG.SR\_EN bit. With the slew rate control feature disabled, the output changes smoothly at a rate limited by the output drive circuitry and the attached load.

With this feature enabled, the output does not slew directly between the two values. Instead, the output steps digitally at a rate defined by DAC\_CFG.SR\_STEP[2:0] and DAC\_CFG.SR\_CLK[2:0]. SR\_CLK defines the rate at which the digital slew updates. SR\_STEP defines the amount by which the output value changes at each update. [セクション](#page-55-0) 7.6.1 shows different settings for SR\_STEP and SR\_CLK.

The time required for the output to slew is expressed as  $\vec{\pm}$  6:

$$
Slew Time = \frac{Delta Code Change}{Slew Step \times Slew Clock Rate}
$$
 (6)

where

- Slew Time is expressed in seconds
- Slew Step is controlled by DAC\_CFG.SR\_STEP
- Slew Clock Rate is controlled by DAC\_CFG.SR\_CLK

When the slew-rate control feature is enabled, the output changes at the programmed slew rate. This configuration results in a staircase formation at the output. If the clear code is asserted (see  $\pm\gamma\gamma\rightarrow 7.3.1.6$ ), the output slews to the DAC\_CLR\_CODE value at the programmed slew rate. When new DAC data are written, the output starts slewing to the new value at the slew rate determined by the current DAC code and the new DAC data. The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range.

Two slew-rate control modes are available: linear (default) and sinusoidal.  $\boxtimes$  [7-3](#page-28-0) and  $\boxtimes$  [7-4](#page-28-0) show the typical rising and falling DAC output waveforms, respectively.

<span id="page-28-0"></span>

**[AFE78101,](https://www.ti.com/product/ja-jp/afe78101?qgpn=afe78101) [AFE88101](https://www.ti.com/product/ja-jp/afe88101?qgpn=afe88101)** [JAJSN92](https://www.tij.co.jp/jp/lit/pdf/JAJSN92) – DECEMBER 2022





Sinusoidal mode enables fast DAC settling while improving analog rate of change characteristics. Sinusoidal mode is selected by the DAC\_CFG.SR\_MODE bit.  $\boxtimes$  7-5 and  $\boxtimes$  7-6 show the typical rising and falling DAC output waveforms with sinusoidal slew-rate control, respectively.



If the slew-rate feature is disabled while the DAC is executing the slew-rate command, the slew-rate operation is aborted, and the DAC output goes to the target code.

<span id="page-30-0"></span>

#### *7.3.1.6 DAC Register Structure and CLEAR State*

The AFE88101 DAC has a 16-bit voltage output, and the AFE78101 DAC has a 14-bit voltage output.  $\frac{1}{20}$  [7-1](#page-23-0) shows four possible VOUT DAC output ranges. With a voltage-to-current converter stage, the narrow range corresponds to a 4-mA to 20-mA range. The full range allows for undercurrents and overcurrents from 3 mA to 25 mA, and is controlled by DAC\_CFG.RANGE.

The AFEx8101 provide the option to quickly set the DAC output to the value set in the DAC\_CLR\_CODE register without writing to the DAC\_DATA register, referred to as the CLEAR state. Setting the DAC to CLEAR state also sets the DAC output range according to DAC\_CFG.CLR\_RANGE. For register details, see  $\frac{1}{2}$  [7-15.](#page-57-0)

Transitioning from the DAC\_DATA to the DAC\_CLR\_CODE is synchronous to the clock. If slew mode is enabled, the output slews during the transition.  $\boxtimes$  7-7 shows the full AFEx8101 DAC DATA signal path. The devices synchronize the DAC\_DATA code to the internal clock, causing up to 2.5 internal clock cycles of latency (2 μs) with respect to the rising edge of  $\overline{CS}$  or the end of a UBM command. Update DAC GAIN and DAC OFFSET values when DAC\_CFG.SR\_EN = 0 to avoid an IRQ pulse generated by SR\_BUSY.

Set the DAC to CLEAR state either by:

- 1. Setting DAC\_CFG.CLR.
- 2. Configuring the DAC to transition to the CLEAR state in response to an alarm condition.
- 3. Using the SDI pin in UBM or the SCLR pin in SPI mode as the CLEAR state input pin.

Method 1 is a direct command to the AFEx8101 to set the DAC to CLEAR state. Set the DAC\_CFG.CLR bit to 1h to set the DAC to CLEAR state.

Method 2 is controlled by settings of ALARM\_ACT register. For details of conditions and other masks required to use this method, see  $\frac{1}{2}\times 7-24$  and  $\frac{1}{2}\times\frac{1}{2}\times 7-3.3.1$ .

Method 3 supports setting the DAC to CLEAR state without writing to the AFEx8101. This pin-based DAC CLEAR state function is available in SPI mode on the SCLR pin, or in UBM on the SDI pin. The SCLR pin must be tied to GND in UBM. For details of connection options based on communication modes and pins used in each mode, see  $\pm \gamma \rightarrow 7.5.1$ . Set the appropriate pin high to drive the DAC to CLEAR state.



図 **7-7. DAC Data Path**



#### **7.3.2 Analog-to-Digital Converter (ADC) Overview**

The AFEx8101 feature a monitoring system centered on a 12-bit successive approximation register (SAR) ADC and a highly flexible analog multiplexer. The monitoring system is capable of sensing up to two external inputs, as well as several internal device signals.

The ADC uses the VREFIO pin voltage as a reference. The ADC timing signals are derived from an on-chip oscillator. The conversion results are accessed through the device serial interface.

#### *7.3.2.1 ADC Operation*

The device ADC supports direct-mode and auto-mode conversions. Both conversion modes use a custom channel sequencer to determine which of the input channels are converted by the ADC. The sequence order is fixed. The user selects the start channel and stop channel of the conversion sequence. The conversion method and channel sequence are specified in the ADC Configuration registers. The default conversion method is automode.  $\boxtimes$  7-8 shows the ADC conversion sequence.



### 図 **7-8. ADC Conversion Sequence**



To use the ADC, first enable the ADC buffer by setting ADC\_CFG.BUF\_PD = 0. Then wait at least 210 μs before setting the trigger using the TRIGGER.ADC bit. An internal delay is forced if the trigger signal is sent before the timer has expired. Make sure the ADC is not converting before setting the ADC CFG.BUF PD = 1. If ADC\_CFG.BUF\_PD is set to 1 while the ADC is still converting, the internal timer delays this command. When the timer expires, the enable signal for the ADC is cleared, and the current conversion finishes before powering down the ADC and the ADC Buffer.

A trigger signal must occur for the ADC to exit the idle state. The ADC trigger is generated through the TRIGGER.ADC bit. The ADC data registers have the latest available data. Accessing the data registers does not interfere with the conversion process, and thus provides continuous ADC operation.

In direct-mode conversion, the selected ADC input channels are converted on demand by issuing an ADC trigger signal. After the last enabled channel is converted, the ADC enters the idle state and waits for a new trigger. Read the results of the ADC conversion through the register map. Direct-mode conversion is typically used to gather the ADC data of any of the data channels. In direct-mode, use the ADC BUSY bit to determine when a direct-mode conversion is complete and the ADC has returned to the idle state. Direct mode is set by writing ADC\_CFG.DIRECT\_MODE = 1.

In auto-mode conversion, the selected ADC input channels are converted continuously. The conversion cycle is initiated by issuing an ADC trigger. Upon completion of the first conversion sequence, another sequence is automatically started. Conversion of the selected channels occurs repeatedly until the auto-mode conversion is stopped by clearing the ADC trigger signal. Auto-mode conversion is not typically used to gather the ADC data. Instead, auto-mode conversions are used in combination with upper and lower ADC data thresholds to detect when the data has exceeded the programmable out-of-range alarm thresholds. Auto mode is set by writing ADC\_CFG.DIRECT\_MODE = 0.

Regardless of the selected conversion method, update the ADC configuration register only while the ADC is in the idle state. Do not change the ADC configuration bits while the ADC is converting channels. Before changing configuration bits, disable the ADC and verify that GEN\_STATUS.ADC\_BUSY = 0.



#### *7.3.2.2 ADC Custom Channel Sequencer*

The device uses a custom channel sequencer to control the multiplexer of the ADC. The ADC sequencer allows the user to specify which channels are converted. The sequencer consists of 16 indexed slots with programmable start and stop index fields to configure the start and stop conversion points.

In direct-mode conversion, the ADC converts from the start index to the stop index once and then stops. In automode conversion, the ADC converts from the start to stop index repeatedly until the ADC is stopped.  $\boxtimes$  7-9 shows the indexed custom channel sequence slots available in the device.



図 **7-9. ADC MUX Control**

 $\bar{\text{\#}}$  7-5 lists the ADC input channel assignments for the sequencer.





Use the ADC\_INDEX\_CFG register to select the channels. The order of the channels is fixed and shown in  $\frac{1}{10}$ 7-5. Then, use ADC\_INDEX\_CFG.START and ADC\_INDEX\_CFG.STOP to select the range of indices to convert. If these two values are the same, then the ADC only converts a single channel. If the START and STOP values are different, then the ADC cycles through the corresponding indices. By default, all channels are configured to be converted; START = 0 and STOP = 8. If the AIN1 channel is not configured as an ADC input, then the result for this channel is 0x000. The minimum time for a conversion is still allotted to AIN1 if the channel is within the START and STOP range. If START is configured to be greater than STOP, then the device interprets the conversion sequence as if START = STOP.

In direct mode, each selected channel in the ADC\_INDEX\_CFG register is converted once per TRIGGER.ADC command. In auto mode, each channel selected in the ADC\_INDEX\_CFG register is converted once; after the last channel, the loop is repeated as long as the ADC is enabled. In auto mode, writing to TRIGGER.ADC = 1 starts the conversions. Writing TRIGGER.ADC = 0 disables the ADC after the current channel being converted



finishes. In direct mode, writing TRIGGER.ADC = 1 starts the sequence. When the sequence ends, then TRIGGER.ADC is self-cleared.

A minimum of 20 clock cycles is required to perform one conversion. The ADC clock is derived from the internal oscillator and divided by 16, which gives an ADC clock frequency of 1.2288 MHz / 16 = 76.8 kHz, for a clock  $period = 13.02$   $\mu s$ .

Each of the internal nodes has a fixed conversion rate. Pins AIN0 and AIN1 have programmable conversion rates (see also the ADC CFG register). Pins AIN0 and AIN1 also have a configurable range. If PVDD  $\geq$  2.7 V, then the input range can be either 0 V to 1.25 V or 0 V to 2.5 V, depending on the ADC\_CFG.RANGE bit. If PVDD = 1.8 V, then only the 0 V to 1.25 V range is allowed. In this case, the ADC\_CFG.RANGE bit is prevented from being set.

If any ADC configuration bits are changed, the following sequence is recommended:

- 1. Disable the ADC
- 2. Wait for ADC\_BUSY to go low
- 3. Change the configuration
- 4. Restart the conversions

ADC\_BUSY can be monitored in the GEN\_STATUS register.

If the ADC is configured for direct mode (ADC CFG.DIRECT MODE = 1), then after setting the desired channels to convert, write a 1 to TRIGGER.ADC. This bit is self-cleared when the sequence is finished converting. This command converts all the selected channels once. To initiate another conversion of the channels, send another TRIGGER.ADC command.

#### *7.3.2.3 ADC Synchronization*

The trigger signal must be generated for the ADC to exit the idle state and start conversions. The ADC trigger is generated through the TRIGGER.ADC bit. The ADC data registers have the latest available data. Accessing the data registers does not interfere with the conversion process, and thus provides continuous ADC operation.

In direct-mode, use the GEN\_STATUS.ADC\_BUSY bit to determine when a direct-mode conversion is complete, and the ADC has returned to the idle state. Similarly, monitor the TRIGGER.ADC bit to see if the ADC has returned to the idle state.

#### *7.3.2.4 ADC Offset Calibration*

Channel 0 of the CCS pointer is named OFFSET. The OFFSET channel is used to calibrate and improve the ADC offset performance. Convert the OFFSET channel, and use the result as a calibration for the ADC offset in subsequent measurements.

This ADC channel samples VREF / 2 and compares this result against 7FFh as a measure of the ADC offset. The data rate for the ADC measuring this channel is 2560 Hz. The ADC conversion for the OFFSET channel is subtracted from 7FFh and the resulting value is stored in ADC\_OFFSET (28h). The offset can be positive or negative; therefore, the value is stored in 2's complement notation.

With the subtraction from 7FFh, ADC OFFSET is the negative of the offset. This value is subtracted from conversions of the ADC by default. For direct measurements of the ADC, set ADC\_BYP.OFST\_BYP\_EN to 1 to enable the offset bypass.



### *7.3.2.5 External Monitoring Inputs*

The AFEx8101 have two analog inputs for external voltage sensing. Channels 1 and 2 for the CCS pointer are for external monitoring inputs that can be measured by pins AIN0 and AIN1, respectively. The input range for the analog inputs is configurable to either 0 V to 1.25 V or 0 V to 2.5 V. The analog inputs conversion values are stored in straight binary format in the ADC registers. The ADC resolution can be computed by  $\ddot{\text{d}}$  7:

$$
1 \, LSB = \frac{V_{RANGE}}{2^{12}} \tag{7}
$$

where

•  $V_{\text{RANGE}}$  = 2.5 V for the 0-V to 2.5-V input range or 1.25 V for the 0-V to 1.25-V input range.

 $\overline{\boxtimes}$  7-10 and  $\overline{\mathcal{R}}$  7-6 detail the transfer characteristics.



#### 図 **7-10. ADC Transfer Characteristics**





For these external monitoring inputs, the ADC is configurable for both data rate and voltage range. The data rate is set to either 640 Hz, 1280 Hz, 2560 Hz, or 3840 Hz with the ADC\_CFG.CONV\_RATE bits. The range of the ADC measurement is set with the ADC\_CFG.AIN\_RANGE bit. The ADC range is 2 × VREF when the bit = 0; the ADC range is VREF when the bit = 1. ADC CFG.AIN RANGE only controls the range if PVDD > 2.7 V. When PVDD = 1.8 V, the range is VREF regardless of the setting.

When the ADC conversion is completed for AIN0 and AIN1, the resulting ADC data are stored in the ADC\_AIN0.DATA and ADC\_AIN1.DATA bits at 24h and 25h of the register map.

If the external monitoring inputs are not used, connect the AIN0 and AIN1 pins to GND through a 1-kΩ resistor.


#### *7.3.2.6 Temperature Sensor*

Channel 3 of the CCS is used to measure the die temperature of the device. The ADC measures an internal temperature sensor that measures a voltage complementary to the absolute temperature (CTAT). This CTAT voltage has a negative temperature coefficient. The ADC converts this voltage at a data rate of 2560 Hz. When the ADC conversion is completed, the data are found in the ADC\_TEMP.DATA bits (address 26h).

The relationship between the ambient temperature and the ADC code is shown in  $\ddot{\mathbf{\pi}}$  8:

ADC Code = 2681  $-11 \times T_A$  (°C) (8)

#### *7.3.2.7 Self-Diagnostic Multiplexer*

In addition to the ADC offset, the two external monitoring inputs, and the temperature sensor, the ADC of the AFEx8101 has five other internal inputs to monitor the reference voltage, the power supplies, a static voltage, and the DAC output. These five voltages measurements are part of the self-diagnostic multiplexer (SD0 to SD4) measurements of the ADC, and are reported in the ADC SD MUX register at 27h; see also [セクション](#page-53-0) 7.6.

Channel 4 (SD0) measures the reference voltage of the device. The ADC measures the reference voltage through a resistor divider (divide by two). Be aware that all ADC measurements are a function of the reference; using SD0 to measure the reference is not revealing as a diagnostic measurement. The data rate for this conversion is 2560 Hz and the range of the ADC is set to VREF.

Channel 5 (SD1) measures the PVDD power supply of the device. The ADC measures the PVDD voltage through a resistor divider (divide by six). The data rate for this conversion is 2560 Hz and the range of the ADC is set to VREF.

Channel 6 (SD2) measures the VDD power supply of the device. When channel 6 is selected, the ADC measures the VDD voltage through a resistor divider (divide by 2). The data rate for this conversion is 2560 Hz and the range of the ADC is set to VREF.

Channel 7 (SD3) is a ZTAT (zero temperature coefficient) voltage. This internal voltage is nominally 0.6 V with a low temperature drift and does not depend on the reference voltage. An ADC measurement of ZTAT voltage can be useful to determine the state of the reference voltage. The data rate for this conversion is 2560 Hz and the range of the ADC is set to VREF.

Channel 8 (SD4) measures the VOUT of the DAC. The ADC measures the VOUT voltage through a resistor divider (divide by two). The data rate for this conversion is 2560 Hz.

The input range for the DAC voltage monitoring input is scaled from either 0-V to 2.5-V or 0-V to 1.25-V, depending on PVDD voltage. As soon as the PVDD voltage exceeds 2.7 V, the input range for the DAC voltage monitoring automatically switches to the 0-V to 2.5-V range. The DAC voltage conversion values are stored in straight-binary format in the ADC registers. The ADC resolution for these channels is computed by  $\ddot{\pm}$  7.



# *7.3.2.8 ADC Bypass*

To test the offset, modify the ADC data path by programming the bypass data register, ADC\_BYP.DATA (2Eh). This read/write register is used in two different ways.

First, this bypass data register is used as a substitute for the ADC\_OFFSET by setting the ADC\_BYP.OFST\_BYP\_EN to 1.

Second, the ADC BYP.DATA is used as the readback register for the data for the different settings of the custom channel sequencer. The data are replaced by setting the ADC\_BYP.DATA\_BYP\_EN bit. When this bit is set to 1, the ADC conversion is bypassed, and the value of ADC BYP.DATA is used in the readback channel. This setting is used to test the alarm settings of the ADC.

When the ADC bypass is unused, set the ADC\_BYP.DATA to 000h.

 $\overline{\boxtimes}$  7-11 shows the ADC bypass data flow.



図 **7-11. ADC Bypass Data Flow**

# **7.3.3 Programmable Out-of-Range Alarms**

The AFEx8101 are capable of continuously analyzing the supplies, external ADC inputs, DAC output voltage, reference, internal temperature, and other internal signals for normal operation.

Normal operation for the conversion results is established through the lower- and upper-threshold registers. When any of the monitored inputs are out of the specified range, the corresponding alarm bit in the alarm status registers is set.

The alarm bits in the alarm status registers are latched. The alarm bits are referred to as being latched because the alarm bits remain set until read by software. This design makes sure that out-of-limit events cannot be missed if the software is polling the device periodically. All bits are cleared when reading the alarm status registers, and all bits are reasserted if the out-of limit condition still exists on the next monitoring cycle.

All of the alarms can be set to activate the ALARM pin. The ALARM pin works as an interrupt to the host so that the host can query the alarm status registers to determine the alarm source. Any alarm event activates the pin as long as the alarm is not masked in the ALARM\_STATUS\_MASK register. When an alarm event is masked, the occurrence of the event sets the corresponding status bit in the alarm status registers, but does not activate the ALARM pin.

In addition, [セクション](#page-38-0) 7.3.3.1 describes how the alarm action can be individually configured for each alarm. When the alarm event is cleared, the DAC is reloaded with the contents of the DAC active registers, which allows the DAC outputs to return to the previous operating point without any additional commands.

<span id="page-38-0"></span>

### *7.3.3.1 Alarm Action Configuration Register*

The AFEx8101 implements an alarm action configuration register (ALARM\_ACT,  $\frac{1}{2}$  [7-24](#page-61-0)). Writing to this register selects the action that the device automatically takes in case of a specific alarm condition. The ALARM ACT register determines how the main DAC responds to an alarm event from conversion on self-diagnostics channels, AIN0, AIN1, and TEMP, as well as a CRC and WDT fault, a VREF fault, a TEMP\_HI fault, and a TEMP\_LO fault. Only these faults can cause a response by the DAC. Other alarm status events can trigger the ALARM pin. There are four options for alarm action. In case different settings are chosen for different alarm conditions, the following (low-to-high) priority is considered when taking action:

- $0. \rightarrow$  No action
- $1. \rightarrow$  DAC CLEAR state
- $2. \rightarrow$  VOUT alarm voltage
- $3. \rightarrow$  VOUT Hi-Z

If the alarm event occurs and option 1 is selected, then the DAC is forced to the clear code and clear range. This operation is done by controlling the input code to the DAC and the range of the DAC.

If the alarm event occurs and option 2 is selected, then VOUT is forced to the alarm voltage. The alarm voltage is controlled by either pin or register bit. If SPECIAL CFG.AIN1 ENB = 0, then the AIN1 pin controls alarm polarity. Also, register bit SPECIAL\_CFG.ALMV\_POL can be used. If either of these signals = 1, then the alarm voltage is high; otherwise, the alarm voltage is low. The SPECIAL\_CFG register is only reset with POR, so the user setting remains intact through hardware or software resets.

If the alarm event occurs and option 3 is selected, then the VOUT buffer is put into Hi-Z.

If multiple events occur, then the highest setting takes precedence. Option 3 has the highest priority.



#### *7.3.3.2 Alarm Voltage Generator*

 $\boxtimes$  7-12 shows that the alarm voltage is generated independently from the DAC output voltage. The alarm polarity control logic selects the output level of the alarm voltage generator. The alarm action control logic selects between the DAC output and alarm voltage generator output voltages. The alarm action control logic also controls the output buffer Hi-Z switch.



図 **7-12. Alarm Voltage Generator Architecture**

During normal operation, the expected VOUT voltage depends on the DAC\_CODE. The ADC thresholds for the SD4 (VOUT) diagnostic channel are set around the programmed DAC\_CODE. During the alarm condition, if the alarm action changes the VOUT voltage to the alarm voltage, or switches the VOUT buffer into Hi-Z mode, the VOUT voltage no longer depends on the DAC\_CODE. In this case, the SD4 (VOUT) diagnostic channel also reports the alarm. To clear this alarm, as long as all other alarm conditions are cleared, set the alarm action to either no action or to the DAC clear code. Applying either alarm action sets the VOUT voltage within the expected ADC thresholds and clears the alarm after the next ADC measurement of the SD4 (VOUT) channel.

Give special consideration to the alarm logic during the transient events. When the new DAC\_CODE goes beyond the SD4 (VOUT) alarm thresholds with the ADC monitoring the SD4 (VOUT) input in auto mode, the ADC conversion can occur while VOUT settles to a new value. This conversion can trigger a false alarm. There are two ways to prevent this false alarm:

- 1. Use direct mode and allow VOUT to settle before triggering the next ADC conversion.
- 2. Set ADC\_CFG.FLT\_CNT > 0. With this configuration, a single error in SD4 or any other measurement does not cause an alarm condition to be asserted.

#### *7.3.3.3 Temperature Sensor Alarm Function*

The AFEx8101 continuously monitor the internal die temperature. In addition to the ADC measurement, the temperature sensor triggers a comparator to show a thermal warning and a thermal error. A thermal warning alarm is set when the temperature exceeds 85°C. Additionally, a thermal error alarm is set when the die temperature exceeds 130°C.

The thermal warning and thermal error alarms can be configured to set the ALARM pin and are indicated in the ALARM\_STATUS register. These alarms can be masked with the ALARM\_MASK register and also be configured to control the DAC output with the ALARM\_ACT register.

# *7.3.3.4 Internal Reference Alarm Function*

The devices provide out-of-range detection for the reference voltage. When the reference voltage exceeds ±5% of the nominal value, the reference alarm flag (VREF FLT bit) is set. Make sure that a reference alarm condition has not been issued by the device before powering up the DAC output.



### *7.3.3.5 ADC Alarm Function*

The AFEx8101 provide independent out-of-range detection for each of the ADC inputs.  $\boxtimes$  7-13 shows the outof-range detection block. When the measurement is out of range, the corresponding alarm bit is set to flag the out-of-range condition.



図 **7-13. ADC Out-of-Range Alarm**

An alarm event is only registered when the monitored signal is out of range for *N* number of consecutive conversions, where *N* is configured in the ADC\_CFG.FLT\_CNT false alarm register settings. If the monitored signal returns to the normal range before *N* consecutive conversions, an alarm event is not issued.

If an ADC input signal is out of range and the alarm is enabled, then the corresponding alarm bit is set to 1. However, the alarm condition is cleared only when the conversion result returns to a value less than the highlimit register setting and greater than the low-limit register setting by the number of codes specified by the hysteresis setting (see  $\boxtimes$  7-14). The hysteresis is a programmable value between 0 LSB to 127 LSB in the ADC\_CFG.HYST register.



図 **7-14. ADC Alarm Hysteresis**

<span id="page-41-0"></span>

### *7.3.3.6 Fault Detection*

There are two fields within the ADC CFG register: FLT CNT and HYST. These fields are applied to the assertion and deassertion of alarm conditions for all the ADC channels.

ADC\_CFG.FLT\_CNT\_determines the number of consecutive failures needed to trip an alarm condition. For example, if ADC, CFG.FLT, CNT is set for three counts, then three consecutive conversions must be outside of the thresholds. Each failure counts towards the FLT CNT limit even if the failures alternate between high threshold and low threshold.

ADC CFG.HYST sets the hysteresis used by the alarm-detection circuit. After an alarm is triggered, the hysteresis is applied before the alarm condition is released. In the case of the high threshold, the hysteresis is subtracted from the threshold value. In the case of the low threshold limit, the hysteresis is added to the threshold value.

Channels AIN0, AIN1, and TEMP have high and low thresholds associated with them. If a conversion value falls outside of these limits (that is, if TEMP < low threshold or TEMP > high threshold), an alarm condition for that channel is set. The alarms are disabled by setting 0x000 for the low threshold and 0xFFF for the high threshold, respectively. These alarms are disabled by default. Because the configuration fields for the thresholds are only eight bits wide, the four LSBs are hardcoded for each threshold. The high thresholds four LSBs are hardcoded to 0xF, and the low thresholds four LSBs are hardcoded to 0x0.

All the self diagnostic (SD) channels have fixed thresholds, except SD4, which measures the VOUT of the main DAC. The threshold for SD4 tracks the VOUT with respect to the DAC code.  $\frac{1}{32}$  7-7 shows the calculations used to determine the high and low ADC thresholds for each SD channel. The limits in the two right-most columns are determined by the threshold columns to the left and given some margin. The four LSBs are assigned as described previously.

<b>SD</b>	<b>ADC</b> <b>INPUT</b>	<b>ACCEPTED LOW</b> <b>VALUE</b>	<b>ACCEPTED HIGH</b> <b>VALUE</b>	LOW <b>THRESHOLD</b>	<b>HIGH</b> <b>THRESHOLD</b>	ADC LOW (HEX)	<b>ADC HIGH (HEX)</b>
SD <sub>0</sub>	VREF/2	$VREF/2 - 9% - 25$ mV	VREF/2 + 9% + 25 mV	0.54375 V	0.70625 V	0x6D0	0x92F
SD <sub>1</sub>	PVDD/6	$1.65/6 - 25$ mV	$6/6 + 25$ mV	0.25V	1.025V	0x310	0xD3F
SD <sub>2</sub>	VDD/2	$1.6/2 - 25$ mV	$2/2 + 25$ mV	0.775V	1.025V	0x9C0	0xD3F
SD <sub>3</sub>	06V	$0.6 V - 9\% - 25$ mV	$0.6 V + 9% + 25 mV$	0.521V	0.679V	0x690	0x8CF
SD <sub>4</sub>	VOUT/2	VOUT/2 – 6 mV	$VOUT/2 + 6$ mV		VOUT - 12 mV   VOUT + 12 mV	$\vert$ Expected $-$ 0x040 $\vert$ Expected + 0x040	

表 **7-7. Self Diagnostic (SD) Alarm ADC Thresholds**

The alarm threshold for the SD4 input depends on the expected ADC measurement based on the DAC code. The threshold is different for each DAC range and is adjusted accordingly.  $\ddot{\pi}$  9 shows the expected ADC code for RANGE = 0, and  $\pm \frac{10}{10}$  shows the expected ADC code for RANGE = 1.

ADC Expected Code: RANGE 
$$
0 = \frac{(DAC\_CODE[MSB:MSB - 11] \times 113 \div 128) + 492}{2}
$$
 (9)

ADC Expected Code: RANGE 
$$
1 = \frac{(DAC\_CODE[MSB:MSB - 11] \times 82 \div 128) + 655}{2}
$$
 (10)

<span id="page-42-0"></span>

# **7.3.4 IRQ**

The devices include an interrupt request (IRQ) to communicate the occurrence of a variety of events to the host controller. The IRQ block initiates interrupts that are reported internally in a status register, externally on the IRQ pin if the function is enabled, or on the ALARM pin if the condition is from the ALARM STATUS register.  $\boxtimes$  7-15 shows the IRQ block diagram.





There are two registers that can generate interrupts: GEN STATUS and ALARM STATUS. Each of these registers has a corresponding STATUS MASK register. The mask register controls which of the events trigger an interrupt. Writing a 1 in the mask register masks, or disables, the event from triggering an interrupt. Writing a 0 in the mask register allows the event to trigger an IRQ. All bits are masked by default. Some status bits are sticky. Reading the corresponding register clears a sticky bit, unless the condition still exists.

The IRQ is configured through CONFIG.IRQ\_LVL to be edge- or level-sensitive. Set this bit to logic 1 to enable level-sensitive functionality (default). In edge-sensitive mode, the IRQ signal is a synchronous pulse, one internal clock period wide (813 ns). In level-sensitive mode, the IRQ is set and remains set as long as the condition exists. After the IRQ condition is removed, the condition is cleared by reading the corresponding status register. Trying to clear the bit while the condition still exists does not allow the bit to be cleared if the bit is sticky.

CONFIG.IRQ\_POL determines the active level of the IRQ. A logic 1 configures IRQ to be active high.

When using edge-sensitive IRQ signals, there is a clock cycle delay for synchronization and edge detection. With a 307.2-kHz clock, this delay is up to 3.26 μs. For level-sensitive mode, the delay is approximately 10 ns to 20 ns.

Most status bits have two versions within the design. The first version is an edge event that is created when the status is asserted. This signal is used to generate edge-sensitive IRQs. This edge detection prevents multiple status events from blocking one another. The second version is the sticky version of the status bit. This signal is set upon assertion of the status bit and cleared when the corresponding status register is read, as long as the status condition does not still persist. Signals GEN\_IRQ and ALARM\_IRQ are driven by the logical OR of the of the status bits within the corresponding register.

If a status bit is unmasked and the sticky version of that bit has been asserted, and the IRQ is level-sensitive, then an interrupt is triggered as soon as the bit is unmasked. If the IRQ is edge-sensitive then a status event must occur after the bit has been unmasked to assert an interrupt.



### **7.3.5 Internal Reference**

The AFEx8101 family of devices includes a 1.25-V precision band-gap reference. The internal reference is externally available at the VREFIO pin and sources up to 2.5 mA. For noise filtering, use a 100-nF capacitor between the reference output and GND.

The internal reference circuit is enabled or disabled by using the REF\_EN pin. A logic high on this pin enables the internal reference, and the VREFIO pin outputs 1.25 V. A logic low on this pin disables the internal reference, and the device expects to have 1.25 V from external VREF at the VREFIO pin.

An invalid reference voltage asserts an alarm condition. The DAC response depends on the VREF\_FLT setting in the ALARM ACT register (10h).

#### **7.3.6 Integrated Precision Oscillator**

The internal time base of the device is provided by an internal oscillator that is trimmed to less than 0.5% tolerance at room temperature. The precision oscillator is the timing source for ADC conversions. At power up, the internal oscillator and ADC take roughly 300 µs to reach < 1% error stability. After the clock stabilizes, the ADC data output is accurate to the electrical specifications provided in  $\pm\gamma\gamma\rightarrow 6$ .

### **7.3.7 One-Time Programmable (OTP) Memory**

One-time programmable (OTP) memory in the device is used to store the device trim settings and is not accessible to users. The OTP memory data are loaded to the memory at power up. The OTP memory CRC is performed to verify the correct data are loaded. The TRIGGER.SHADOWLOAD bit is available to initiate a reload of the OTP memory data if a CRC error is detected. The SPECIAL\_CFG.OTP\_LOAD\_SW\_RST bit controls whether the OTP memory data are reloaded with a software reset.

<span id="page-44-0"></span>

# **7.4 Device Functional Modes**

#### **7.4.1 DAC Power-Down Mode**

Power-down mode facilitates rapid turn-off of the voltage at the DAC output. The DAC can be set to enter and exit power-down mode through hardware, software, or automatically in response to an alarm event. The DAC output is specified for glitch-free performance when going into and out of power-down mode.

Power-down mode is also be enabled by setting DAC\_CFG.PD to 1. In power-down mode, the DAC output amplifier powers down and the DAC output pin is put into the Hi-Z configuration. The DAC output remains in power-down mode until the DAC output is re-enabled.

Alarm control of the power-down mode is enabled by setting the alarm events as DAC power-down sources. The alarm events that trigger the DAC output power-down state must be specified in the ALARM\_ACT register. After the alarm bit is cleared, the DAC returns to normal operation, as long as no other power-down controlling alarm event has been triggered.

The DAC register does not change when the DAC enters power-down mode, which enables the device to return to the original operating point after return from the power-down mode. Additionally, the DAC register can be updated while the DAC is in power-down mode, thus allowing the DAC to output a new value upon return to normal operation.

#### **7.4.2 Reset**

There are three reset mechanisms in the device: a power-on reset (POR), a RESET pin, and the SW\_RST command that can be sent through the either the SPI or by UBM.

When power is first applied to the device, a POR circuit holds the device in reset until all supplies reach the specified operating voltages. The power-on reset returns the device to a known operating state in case a brownout event occurs (when the supplies have dipped below the minimum operating voltages). The POR starts all digital circuits in reset as the supply settles, and releases them to make sure that the device starts in the default condition and loads the OTP memory. After the OTP memory has been loaded, the ALARM pin is released. At this time, communication with the device is safe. This t<sub>POR</sub> time is less than 100 µs.

The devices also have a RESET pin that is used as a hardware reset to the device. Send the RESET pin low for a minimum of 100 ns (t<sub>RESET</sub>) to reset the device. A delay time of 10 μs (t<sub>RESETWAIT</sub>) is required before sending the first serial interface command as the device latches and releases the reset. The release of the internal reset state is synchronized to the internal clock. The RESET pin resets the SPI and the UART interfaces, the watchdog timer, the internal oscillator, and the device registers. RESET does not reload the OTP memory.

The command to RESET.SW\_RST = 0xAD resets the device as a software reset. The command is decoded at the rising edge of CS with an SPI command or during the stop bit of the last character of a UBM frame. Set UBM.REG\_MODE again to put the device back into UBM when resetting the device in UBM. After sending the RESET command, no delay time is required before sending the first serial interface command as the device latches and releases the reset. The reset is synchronized to the falling edge of the internal clock and is released well before the next rising edge. The ALARM pin pulses low for the width of the internal reset. This pulse duration is less than 20 ns. This command resets the SPI and the UART interface, and the watchdog timer, but does not reset the internal oscillator. The software reset also reloads internal factory trim registers if properly configured in the SPECIAL\_CFG register. The SPECIAL\_CFG register is only reset with a POR.

The POR and hardware reset place the internal oscillator into a reset condition, which holds the clock low. When these two signals are released, there is a delay of a few microseconds before the first rising edge of the clock. The hardware reset, RESET, pulse width must be at least 100 ns to allow the oscillator to properly reset. The SW\_RST command is a short pulse. This pulse is not long enough to adequately reset the oscillator. The SW\_RST is asserted with a falling edge of the clock. As a result of the long oscillator period, the design architecture provides that all devices are out of reset by the next rising edge.

 $\overline{\boxtimes}$  [7-16](#page-45-0) shows the reset tree.

<span id="page-45-0"></span>





Texas

**INSTRUMENTS** 



# **7.5 Programming**

The AFEx8101 communicate with the system controller through a serial interface that supports either a UARTcompatible two-wire bus or an SPI-compatible bus. Based on the hardware configuration, either interface can be enabled.  $\boxtimes$  7-17 and  $\boxtimes$  [7-18](#page-47-0) show the configurations to enable SPI mode and UART break mode (UBM), respectively. The SPI supports an 8-bit frame-by-frame CRC that is enabled by default, but can be disabled by the user. UBM does not support CRC, but does support the UART protocol parity bit.

# **7.5.1 Communication Setup**

After any reset or power up, the AFEx8101 wake up able to use the SPI or UART break mode (UBM). The devices include a robust mechanism that configures the interface between either an SPI-compatible or UARTcompatible protocol based system, thus preventing protocol change during normal operation. The selection is based on initial conditions from the respective hardware configurations (see  $\boxtimes$  7-17 and  $\boxtimes$  [7-18\)](#page-47-0) and any subsequent user configuration.

# *7.5.1.1 SPI Mode*

By default, the AFEx8101 can be fully accessed with the SPI (except UBM.REG\_MODE). To set up the device in SPI mode:

- 1. Set CONFIG.UART\_DIS = 1 (disables the UART communication).
- 2. Optionally, set CONFIG.DSDO, CONFIG.FSDO, CONFIG.CLR\_PIN\_EN, and CONFIG.IRQ\_PIN\_EN. For details, see 表 [7-14.](#page-56-0)





 $\boxtimes$  7-17 shows the SPI mode logical connections (through the isolation barrier, if used) for both minimum functionality (all optional pins disconnected) and maximum functionality (all pins connected). If CONFIG.IRQ PIN EN = 1 is set, then the UARTOUT pin functions as the IRQ output. In SPI mode, set CONFIG.SDO\_DSDO = 0 to enable the readback function. This function is disabled by default to save power. If the readback function not enabled, SDO remains in Hi-Z mode even during the subsequent frame after a read request.

# *7.5.1.2 UART Mode*

At power up, the UART interface is set to 9600 baud with UBM enabled. Any reset clears the UBM register, and the register must be set again to use UBM. To set up the device in UBM:

- 1. Using UBM, set UBM.REG\_MODE = 1 at 9600 baud. This setting blocks the SPI from accessing the device and enables the UART interface access to the entire register map.
- 2. Optionally, set CONFIG.CLR\_PIN\_EN and CONFIG.IRQ\_PIN\_EN (See 表 [7-14](#page-56-0) for details).

 $\boxtimes$  [7-18](#page-47-0) shows the UBM logical connections (through the isolation barrier, if used) for both minimum functionality (all optional pins disconnected) and maximum functionality (all pins connected). If CONFIG.IRQ\_PIN\_EN = 1 is

<span id="page-47-0"></span>

set, then the SDO pin functions as the IRQ output. If CONFIG.CLR\_PIN\_EN = 1 is set, then the SDI pin controls the clear pin function.



図 **7-18. UBM (UART Interface) Connections**

# **7.5.2 Serial Peripheral Interface (SPI)**

The AFEx8101 are controlled over a versatile four-wire serial interface (SDIN, SDO, SCLK, and CS). The interface operates at clock rates of up to 12.5 MHz and is compatible with SPI, QSPI, Microwire, and digital signal processing (DSP) standards. The SPI communication command consists of a read or write address, a data word, and an optional CRC byte.

The SPI can access all register addresses except for the UBM register. Read-only and read-write capability is defined by register (see 表 [7-10](#page-53-0)). The SPI supports both SPI Mode 1 (CPOL = 0, CPHA = 1) and SPI Mode 2 (CPOL = 1, CPHA = 0). The default SCLK value is low for SPI Mode 1 and high for SPI Mode 2. See  $\forall\forall\exists\forall$ [6.7](#page-11-0) for timing diagrams in each mode. The serial clock, SCLK, can be continuous or gated.

# *7.5.2.1 SPI Frame Definition*

Subject to the timing requirements listed in the *[Timing Requirements](#page-10-0)*, the first SCLK falling edge immediately following the falling edge of CS captures the first frame bit. Subject to the same requirements, the last SCLK falling edge before the rising edge of  $\overline{CS}$  captures the last bit of the frame.  $\boxtimes$  7-19 shows that the SPI shift register frame is 32-bits wide, and consists of an R/W bit, followed by a 7-bit address, and a 16-bit data word. The 8-bit CRC is optional (enabled by default) and is disabled by setting CONFIG.CRC EN = 0 (see also [セクショ](#page-48-0)  $\vee$  [7.5.2.3\)](#page-48-0).  $\boxtimes$  [7-20](#page-48-0) shows that when the CRC is disabled, the frame is 24-bits wide.





<span id="page-48-0"></span>



図 **7-20. SPI Frame Details (CRC Disabled)**

For a valid frame, a full frame length of data (24 bits if CRC is disabled or 32 bits if CRC is enabled) must be transmitted before CS is brought high. If CS is brought high before the last falling SCLK edge of a full frame, then the data word is not transferred into the internal registers. If more than a full frame length of falling SCLK edges are applied before CS is brought high, then the last full frame length number of bits are used. In other words, if the number of falling SCLK edges while  $\overline{CS} = 0$  is 34, then the last 32 SCLK cycles (or 24 if CRC is disabled) are treated as the valid frame. The device internal registers are updated from the SPI shift register on the rising edge of CS. To start another serial transfer, bring CS low again. When CS is high, the SCLK and SDI signals are blocked and the SDO pin is high impedance.

### *7.5.2.2 SPI Read and Write*

The SDI input bit is latched on the SCLK falling edge. The SDI pin receives right-justified data. At the rising edge of CS, the right-most (last) bits are evaluated as a frame. Extra clock cycles (exceeding frame length) during the frame begin to output on SDO the SDI data delayed by one frame length.

A read operation is started when R/W bit is 1. The data word input for SDI is ignored in the read command frame. Send the subsequent read or write command frame into SDI to clock out the data of the addressed register on SDO. If no other read or write commands are needed, then issue a NOP command to retrieve the requested data. The read register value is output most significant bit first on SDO on successive edges (rising or falling based on CONFIG.FSDO setting) of SCLK.

A write operation starts when R/W bit is 0. The SDO output to a write command, delivered in the next frame, contains status bits, data described in  $\bar{\mathcal{R}}$  7-8, and if the CRC is enabled, an 8-bit CRC for the output frame.





(1) Response data portion in next frame output.

(2) The input bits are included in the calculation for CRC, if enabled (see  $\pm \frac{\gamma}{2}$ ) 7.5.2.3).

Valid SDO output is driven only when  $\overline{CS}$  = 0 and CONFIG.DSDO = 0; otherwise, the SDO pin remains Hi-Z to save power. The SDO data bits are left-justified within the frame, meaning the most significant bit is produced on the line (subject to timing details) when  $\overline{CS}$  is asserted low (bit is driven by falling edge of  $\overline{CS}$ ). The subsequent bits in the frame are driven by the rising SCLK edge when CONFIG.FSDO = 0 (default). To drive the SDO data on the falling edge of SCLK, set CONFIG.FSDO = 1. This setting effectively gives the SDO data an additional  $\frac{1}{2}$ clock period for setup time, but at the expense of hold time.

The frame output on SDO contains the command bit of the input that generated the frame (previous input frame), followed by seven status bits (see  $\boxtimes$  [7-19\)](#page-47-0). When an input frame CRC error is detected, the status bit CRC ERR = 1. If there is no input frame CRC error, then CRC ERR = 0. See  $\frac{1}{\mathcal{R}}$  [7-9](#page-52-0) for details.

### *7.5.2.3 Frame Error Checking*

If the AFEx8101 are used in a noisy environment, use the CRC to check the integrity of the SPI data communication between the device and the system controller. This feature is enabled by default and is



controlled by the CONFIG.CRC\_EN bit. If the CRC is not required in the system, disable frame error checking through the CRC EN bit, and switch from the default 32-bit frame to the 24-bit frame.

Frame error checking is based on the CRC-8-ATM (HEC) polynomial:  $x^8 + x^2 + x + 1$  (9'b100000111).

For the output register readback, the AFEx8101 supply the calculated 8-bit CRC for the 24 bits of data provided, as part of the 32-bit frame.

The AFEx8101 decodes 24-bits of the input frame data and the 8-bit CRC to compute the CRC remainder. If no error exists in the frame, the CRC remainder is zero. When the remainder is nonzero (that is, the input frame has single-bit or multiple-bit errors) the ALARM\_STATUS.CRC\_ERR\_CNT bits are incremented. A bad CRC value prevents execution of commands to the device.

When the CRC error counter reaches the limit programmed in CONFIG.CRC\_ERR\_CNT, the CRC\_FLT status bit is set in the ALARM STATUS register. The fault is reported (as long as the corresponding mask is not set) as an ALARM IRQ on SDO during the next frame. The ALARM pin asserts low if enabled by the alarm action configuration (see  $\pm$ クション 7.3.3.1).

The CRC ERR status bit (see  $\boxtimes$  [7-19](#page-47-0)) in the SDO frame is not sticky and is only reported for the previous frame. The ALARM\_STATUS.CRC\_FLT bit is sticky and is only cleared after a successful read of the ALARM\_STATUS register. Read the GEN\_STATUS or ALARM\_STATUS registers to clear any sticky bits that are set.

The sticky status bits are cleared at the start of the readback frame and are latched again at the end of the readback frame. Therefore, if the fault condition previously reported in the status register is no longer present at the end of the readback frame, and the data are received by the microcontroller with the CRC error, the fault information is lost. If a robust monitoring of the status bits is required in a noisy environment, use the IRQ pin in combination with the status mask bits to find out the status of each fault before clearing the status bits. Set the CONFIG.IRQ\_LVL bit to monitor the signal level on the IRQ pin, and unmask each status bit one at a time to retrieve the information from the status registers.

# *7.5.2.4 Synchronization*

The AFEx8101 register map runs on the internal clock domain. Both the SPI and UBM packets are synchronized to this domain. This synchronization adds a latency of 0.4 µs to 1.22 µs (1.5 internal clocks), with respect to the rising edge of  $\overline{CS}$  or the STOP bit of the last byte of the UBM packet.

The effect of clock synchronization on UBM communication is not evident because of the lower speed and asynchronous nature of UBM communication.

In SPI mode, if changing register bits CONFIG.DSDO, CONFIG.FSDO, or CONFIG.CRC\_EN, keep CS high for at least two clock cycles before issuing the next frame. Frame data corruption can occur if the two extra cycles are not used. The following are examples of frame corruption:

- Setting CONFIG.DSDO = 0: SDO begins to drive in the middle of the next frame.
- Changing CONFIG.FSDO: The launching edge of SDO changes in the middle of the next frame.
- Setting CONFIG.CRC EN = 1: The next frame has a CRC error because the CRC is enabled in the middle of the frame.

Send a NOP command (SDI = 0x00 0000) after setting the DSDO, FSDO, and CRC EN bits to prevent the corrupted frames from impacting communication. Sending a NOP after CONFIG.CRC\_EN is set still generates a CRC error, and is reported in the STATUS portion of SDO. To avoid false errors, wait approximately 2 µs after setting CONFIG.CRC EN before sending the next frame.

<span id="page-50-0"></span>

# **7.5.3 UART**

In UART mode, the device expects 1 start bit, 8 data bits, 1 odd parity bit, and 1 stop bit, or an 8O1 UART character format.

#### *7.5.3.1 UART Break Mode (UBM)*

In UART break mode (UBM), the microcontroller issues a UART break to start communication. The device interprets the UART break as the start to receive commands from the UART. A communication UART character consists of one start bit, eight data bits, one odd parity bit, and at least one stop bit. A UART break character is all 11 bits (including start, data, parity and stop bit) held low by the microcontroller on the UARTIN pin and by the AFEx8101 on the UARTOUT pin. When a valid break character is detected on UARTIN by the AFEx8101, no parity (even though parity is odd) or stop bit errors are flagged for this character. The parity and stop bit differences between valid UBM break and communication characters must be managed by the system microcontroller when receiving these characters from the UARTOUT pin of the AFEx8101. See  $\boxtimes$  [6-2](#page-11-0) for UBM break character, communication timing details, and bit order.

AFEx8101 UART break mode communication is supported at 9600 baud.

Set UBM.REG MODE = 1 to enable register map access through the UART. By default, this bit is set to 0. The entire register map can only be accessed with SPI, except for the UBM register. The UBM register can only be accessed with UBM. After UBM.REG\_MODE is set to 1, the SPI does not have access to the register map, and the full register map is accessible by UBM.

A UBM data output packet is initiated by AFEx8101 on UARTOUT in two cases. See  $\boxtimes$  [7-23](#page-51-0) for packet structure details. If the R/IRQn status bit is 0 an IRQ event initiated the break command. If the R/IRQn status bit is 1, the break command is a response to the prior read request.

To enable IRQ events, set CONFIG.UBM\_IRQ\_EN = 1. When IRQ is enabled, the AFEx8101 triggers a break command followed by data on UARTOUT (see  $\boxtimes$  [7-23](#page-51-0)).

The contents of the data are listed in order of priority below.

- 1. If ALARM\_IRQ bit is set, then the contents of the ALARM\_STATUS register are output.
- 2. If GEN IRQ is set, then the contents of the GEN STATUS register are output.
- 3. If none of the previous bits are set, then an IRQ is not generated.

A break byte is followed by three bytes. These three bytes have information identical to the SPI frame without the CRC (see  $\boxtimes$  [7-20\)](#page-48-0). The CRC cannot be enabled for UBM. All communication characters on the UART bus are transmitted least significant data bit (D0) first.

 $\overline{2}$  7-21 shows the data structure of the UBM write command, and  $\overline{2}$  [7-22](#page-51-0) shows the data structure of the UBM read command.



図 **7-21. UARTIN Break Write Data Format**

<span id="page-51-0"></span>





 $\overline{\boxtimes}$  7-23 shows the UARTOUT data frame with details of the status bits produced by the AFEx8101. See 表 [7-9](#page-52-0) for details.



図 **7-23. UARTOUT Break Data Format**

<span id="page-52-0"></span>

# **7.5.4 Status Bits**

Every response, in SPI mode and UBM, from the AFEx8101 includes a set of status bits. For SPI mode bit order, see [セクション](#page-50-0) 7.5.2.1, and for UBM bit order, セクション 7.5.3.1.





(1) ALARM\_STATUS, and GEN\_STATUS registers contain cross-readable IRQ flags for the other register. The ALARM\_STATUS register has the GEN\_IRQ bit. GEN\_STATUS has the ALARM\_IRQ bit. This functionality enables the system microcontroller to always get full status information by reading only one register, and thus save power.

#### **7.5.5 Watchdog Timer**

The AFEx8101 include a watchdog timer (WDT) that is used to make sure that communication between the system controller and the device is not lost. The WDT checks that the device received a communication from the system controller within a programmable period of time. To enable this feature, set WDT.WDT\_EN to 1. The WDT monitors both SPI and UBM communications.

The WDT has two limit fields: WDT.WDT\_UP and WDT.WDT\_LO. The WDT\_UP field sets the upper time limit for the WDT. The WDT\_LO field sets the lower time limit. If the WDT\_LO is set to a value other than 2'b00, then the WDT acts as a window comparator. If the write occurs too quickly (less than the WDT\_LO time), or too slowly (greater than the WDT\_UP time), then a WDT error is asserted. When acting as a window comparator, in the event of a WDT error, the WDT resets only when a write to the WDT register occurs. If the WDT LO is set to 2'b00, then a write to any register resets the WDT time counter. In this mode, the WDT error is asserted when the timer expires.

If enabled, the chip must have any SPI or UBM write to the device within the programmed timeout window. Otherwise, the ALARM pin asserts low, and the ALARM\_STATUS.WD\_FLT bit is set to 1. The WD\_FLT bit is sticky. After a WD\_FLT has been asserted, WDT.WDT\_EN must be set to 0 to clear the WDT condition. Then the WDT can be re-enabled. The WDT condition is also cleared by issuing a software or hardware reset. After the WDT condition is clear, WD\_FLT is cleared by reading the ALARM\_STATUS register.

The watchdog timeout period is based on a 1200-Hz clock (1.2288 MHz / 1024).



<span id="page-53-0"></span>

# **7.6 Register Maps**

表 7-10 lists the memory-mapped registers for the AFEx8101 registers. Consider all register offset addresses not listed in 表 7-10 as reserved locations; do not modify these register contents.



#### 表 **7-10. Register Map**

<span id="page-54-0"></span>



# 表 **7-10. Register Map (continued)**

(1) The SPECIAL\_CFG register can only be reset with POR, and does not respond to the RESET pin or SW\_RST command.

(2) The UBM register can only be accessed with a UBM command.

<span id="page-55-0"></span>

### **7.6.1 AFEx8101 Registers**

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{2}$  7-11 shows the codes that are used for access types in this section.



#### 表 **7-11. AFEx8101 Access-Type Codes**

# **7.6.1.1 NOP Register (Offset = 0h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

### 表 **7-12. NOP Register Field Descriptions**



# **7.6.1.2 DAC\_DATA Register (Offset = 1h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

DAC code for VOUT.





<span id="page-56-0"></span>

# **7.6.1.3 CONFIG Register (Offset = 2h) [Reset = 0036h]**





<span id="page-57-0"></span>

# **7.6.1.4 DAC\_CFG Register (Offset = 3h) [Reset = 0B00h]**





<span id="page-58-0"></span>

# **7.6.1.5 DAC\_GAIN Register (Offset = 4h) [Reset = 8000h]**

Return to the [Register Map.](#page-53-0)





#### **7.6.1.6 DAC\_OFFSET Register (Offset = 5h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-17. DAC\_OFFSET Register Field Descriptions**



### **7.6.1.7 DAC\_CLR\_CODE Register (Offset = 6h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

### 表 **7-18. DAC\_CLR\_CODE Register Field Descriptions**



# **7.6.1.8 RESET Register (Offset = 7h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-19. RESET Register Field Descriptions**



<span id="page-59-0"></span>

# **7.6.1.9 ADC\_CFG Register (Offset = 8h) [Reset = 8810h]**

Return to the [Register Map.](#page-53-0)





# **7.6.1.10 ADC\_INDEX\_CFG Register (Offset = 9h) [Reset = 0080h]**

The ADC custom channel sequencing configuration is shown in 表 7-21.

<b>Bit</b>	<b>Field</b>	<b>Type</b>	<b>Reset</b>	<b>Description</b>
$15 - 8$	<b>RESERVED</b>	R	0h	
$7 - 4$	<b>STOP</b>	R/W	8h	Custom Channel Sequencer Stop Index CCS index to stop ADC sequence. Must be $\geq$ START. If not, STOP is forced to = START. $0h = OFFSET$ $1h = AINO$ $2h = AIN1$ $3h = TEMP$ $4h = SD0 (VREF)$ $5h = SD1$ (PVDD) $6h = SD2 (VDD)$ $7h = SD3 (ZTAT)$ 8h = SD4 (VOUT) (default) 9h through $Fh = GND$
$3-0$	<b>START</b>	R/W	0h	<b>Custom Channel Sequencer Start Index</b> CCS index to start ADC sequence. Oh through Fh = Same as STOP field (0h is default)

表 **7-21. ADC\_INDEX\_CFG Register Field Descriptions**

<span id="page-60-0"></span>

# **7.6.1.11 TRIGGER Register (Offset = Ah) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

### 表 **7-22. TRIGGER Register Field Descriptions**



# **7.6.1.12 SPECIAL\_CFG Register (Offset = Bh) [Reset = 0000h]**





<span id="page-61-0"></span>

# **7.6.1.13 ALARM\_ACT Register (Offset = 10h) [Reset = 8020h]**





<span id="page-62-0"></span>

# **7.6.1.14 WDT Register (Offset = 11h) [Reset = 0018h]**

Return to the [Register Map.](#page-53-0)



表 **7-25. WDT Register Field Descriptions**

# **7.6.1.15 AIN0\_THRESHOLD Register (Offset = 12h) [Reset = FF00h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-26. AIN0\_THRESHOLD Register Field Descriptions**



<span id="page-63-0"></span>

# **7.6.1.16 AIN1\_THRESHOLD Register (Offset = 13h) [Reset = FF00h]**

Return to the [Register Map.](#page-53-0)





# **7.6.1.17 TEMP\_THRESHOLD Register (Offset = 14h) [Reset = FF00h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-28. TEMP\_THRESHOLD Register Field Descriptions**



# **7.6.1.18 UBM Register (Offset = 16h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-29. UBM Register Field Descriptions**



<span id="page-64-0"></span>

# **7.6.1.19 ALARM\_STATUS\_MASK Register (Offset = 1Dh) [Reset = EFDFh]**





<span id="page-65-0"></span>

# **7.6.1.20 GEN\_STATUS\_MASK Register (Offset = 1Eh) [Reset = FFFFh]**





<span id="page-66-0"></span>

# **7.6.1.21 ALARM\_STATUS Register (Offset = 20h) [Reset = 0200h]**





<span id="page-67-0"></span>

# **7.6.1.22 GEN\_STATUS Register (Offset = 21h) [Reset = 1180h]**





<span id="page-68-0"></span>

# **7.6.1.23 ADC\_FLAGS Register (Offset = 23h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### The limits for Self Diagnostic (SD) Alarm ADC Thresholds are shown in 表 [7-7](#page-41-0).



### **7.6.1.24 ADC\_AIN0 Register (Offset = 24h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-35. ADC\_AIN0 Register Field Descriptions**



### **7.6.1.25 ADC\_AIN1 Register (Offset = 25h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-36. ADC\_AIN1 Register Field Descriptions**



## **7.6.1.26 ADC\_TEMP Register (Offset = 26h) [Reset = 0000h]**





<span id="page-69-0"></span>

# **7.6.1.27 ADC\_SD\_MUX Register (Offset = 27h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-38. ADC\_SD\_MUX Register Field Descriptions**



### **7.6.1.28 ADC\_OFFSET Register (Offset = 28h) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-39. ADC\_OFFSET Register Field Descriptions**



# **7.6.1.29 DAC\_OUT Register (Offset = 2Ch) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

#### 表 **7-40. DAC\_OUT Register Field Descriptions**



<span id="page-70-0"></span>

# **7.6.1.30 ADC\_OUT Register (Offset = 2Dh) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)





# **7.6.1.31 ADC\_BYP Register (Offset = 2Eh) [Reset = 0000h]**

ADC\_BYP is shown in ADC\_BYP Register Field Descriptions.

Return to the [Register Map.](#page-53-0)

### 表 **7-42. ADC\_BYP Register Field Descriptions**



**[AFE78101](https://www.ti.com/product/ja-jp/afe78101?qgpn=afe78101), [AFE88101](https://www.ti.com/product/ja-jp/afe88101?qgpn=afe88101)**

<span id="page-71-0"></span>

# **7.6.1.32 FORCE\_FAIL Register (Offset = 2Fh) [Reset = 0000h]**

Return to the [Register Map.](#page-53-0)

Force failures for fault detection.

# 表 **7-43. FORCE\_FAIL Register Field Descriptions**




## **8 Application and Implementation**

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## **8.1 Application Information**

The AFEx8101 are extremely low-power 16-bit and 14-bit voltage output DACs. The DACs support a low output range of 0.15 V to 1.25 V or a high output range of 0.3 V to 2.5 V. These devices have an onboard oscillator and an optional precision internal reference. Use these output values with a voltage-to-current (V-to-I) converter stage for 4-mA to 20-mA, loop-powered applications. These devices also feature a SAR ADC that is used to measure internal and external nodes for making diagnostic measurements with fault detection and alarm actions. Use these diagnostic measurements together with the CRC and watchdog timer monitoring for device and system monitoring for functional safety.

The AFEx8101 can operate using extremely low power with 1.8-V supplies. For low-voltage operation, use PVDD with a 1.8-V nominal supply and an operating range of 1.71 V to 1.89 V. Run the digital interface supply, IOVDD, from 1.71 V to 5.5 V. During low-voltage operation, the VDD LDO is automatically disabled and VDD is tied to PVDD. Low-voltage operation allows for both lower power for field transmitter applications and better voltage compliance when there are high resistances in the loop.

With higher-supply operation, the PVDD has an operating range of 2.7 V to 5.5 V. With this range of operation, the VDD is powered from an onboard LDO.

#### **8.1.1 Multichannel Configuration**

Because CS low is required for communication and SDO can be set to a tri-state condition, only individual CS signals are required from the microcontroller for all the AFEx8101 devices in the system. The SDI, SDO, and SCLK signals can be combined. All the individual ALARM pins can be wired-OR together. This minimizes the number of microcontroller GPIO signals required for communication, as well as the number of isolation channels for isolated systems. The multichannel configuration block diagram is shown in  $\boxtimes$  8-1.







## **8.2 Typical Application**

This design example shows a loop-powered, 4-mA to 20-mA field transmitter featuring the AFE88101. The AFE78101 can also be used in this design for lower-resolution applications.

This design example combines several circuit elements to create a subsystem that can support most field sensors in two-wire, current-loop applications. The design accepts bus voltages from 12 V to 36 V, while regulating the loop-current representation of a sensor to a post-calibration accuracy of less than 0.1% full-scale range (FSR) of total error at room temperature. The high integration in the system allows for a compact circuit, making this device an excellent choice for field transmitters where space is a concern. In field-transmitter applications, the current-loop transmitter, microcontroller, sensors, and analog front end are all required to consume less than the minimum bus current of 3 mA. Use an integrated DC/DC converter in the system to extend the current budget and allow more current for sensors and the AFE.

 $\overline{8}$  [8-2](#page-74-0) shows the schematic diagram for the loop-powered, 4-mA to 20-mA field transmitter.

<span id="page-74-0"></span>

## **8.2.1 4-mA to 20-mA Current Transmitter**



図 **8-2. AFEx8101 in a 4-mA to 20-mA Current Transmitter**



### *8.2.1.1 Design Requirements*

The design requirements are:

- Transmitter with a current output range of 4 mA to 20 mA for a process variable signal
- Out-of-range current output capability from 3 mA to 25 mA for error or fault signal levels
- Operation with standard industrial automation supply voltages from 12 V to 30 V
- Current and voltage outputs with TUE less than 0.5% at 25°C
- Total on-board current must be less than or equal to 3 mA

## *8.2.1.2 Detailed Design Procedure*

 $\overline{2}$  8-3 shows a block diagram of a loop-powered, 4-mA to 20-mA current transmitter.



図 **8-3. Block Diagram of a Loop-Powered, 4-mA to 20-mA Current Transmitter**

The terminals connected to the loop are shown on the right side of the block diagram. This connection to the loop powers the entire transmitter. A bridge rectifier at the input protects against reverse connection to the loop. The rectified loop voltage powers a start-up circuit that provides power to an LDO, that in turn powers the AFE88101. The LDO powers a flyback converter acting as a boost and supplies power across an isolation barrier. On the other side of the isolation barrier, another LDO powers the MCU and any sensor connected to the transmitter. The LDOs also power the digital signal isolation on each side of the barrier.

The AFE88101 controls the loop current through the voltage-to-current (V-to-I) converter block. The DAC voltage sets the output from 0.3 V to 2.5 V. The output is sent through a V-to-I converter block using an [OPA333](https://www.ti.com/product/ja-jp/OPA333) and an NPN bipolar junction transistor (BJT).



#### **8.2.1.2.1 Start-Up Circuit**

When the loop is applied to the terminals, the loop power starts up the board. Transistor Q4 from  $\boxtimes$  [8-2](#page-74-0) pulls current from the start-up and current-shunt regulator sections of the transmitter. The start-up circuit is shown in 図 8-4.





In the start-up circuit, the 3.6-V Zener diode sets the voltage at the base of Q1. If the [TLVH431B](https://www.ti.com/product/ja-jp/TLVH431B) shunt regulator has not started, apply voltage to LOOP+ and LOOP– to turn on Q1 and source current to the shunt regulator. As the shunt regulator turns on and approaches the set voltage of 3.3 V, the base-emitter voltage (V<sub>BE</sub>) of Q1 becomes smaller. The collector current of Q2 drives the current of the shunt regulator to set the LOOP current going through the 40.2-Ω resistor in the current loop control circuit shown in the following section. After the startup circuit has started, Q1 stops supplying current because the  $V_{BE}$  is restricted. Q1 shuts off, leaving several microamps of current flowing through the 3.6-V Zener diode.

Take care when selecting the Zener diode. The voltage across the Zener diode varies with the loop voltage and the temperature of the circuit. This variance can change the  $V_{BE}$  across Q1 and change the total current going through the start-up circuit. If the voltage is too high, the Zener diode sets Q1 to continue to source current after the circuit starts up. If the voltage is too low, the Zener diode prevents the TLVH431B from turning on. Verify proper start up by checking that the 3.3-V supply starts up, and that Q1 turns off when in operation.

When the circuit starts up and the 3V3 line comes up to the desired 3.3-V supply level, the current through the TLVH431B is primarily sourced through Q2. The Q2 transistor must be able to dissipate enough power to handle the high current (> 20 mA) and the high voltage (> 30 V) in the loop. Because the biased transistor, Q2, is responsible for sourcing most of the output current, choose the components in the path of this current flow with appropriate power ratings. In this case, the  $8.2-\Omega$  resistor is rated to 0.25 W.

The current mirror is set up so that the current gain from Q3 to Q2 is approximately a factor of 60 ×. The exact current gain is not important as long as the current through Q3 is low.



#### **8.2.1.2.2 Current Loop Control**

The AFE88101 sets an output voltage from 0.3 V to 2.5 V if configured in Range 0 with PVDD > 2.7 V.  $\boxtimes$  8-5 shows the feedback circuit that sets the loop current from the DAC output voltage.



図 **8-5. Current Loop Control for the AFE88101 Transmitter**

In this circuit, the VOUT voltage is set across the 100-kΩ resistor by the AFE88101. The opposite end of the 100-kΩ resistor is set to ground by the feedback of the OPA333. The current across the 100-kΩ resistor is VOUT divided by 100 kΩ. This current continues through the 40.2-kΩ resistor so that the voltage at LOOP– is less than ground.  $\ddot{\mathcal{R}}$  11 calculates the voltage at LOOP-.

$$
V_{\text{LOOP-}} = - (VOUT / 100 k\Omega) \times 40.2 k\Omega = -VOUT \times 0.402 \tag{11}
$$

When the DAC output voltage is set to 0.3 V, the voltage at LOOP– is 0.1206 V less than ground. When the DAC output voltage is set to 2.5 V, the voltage at LOOP– is 1.005 V less than ground. The LOOP– voltage sets the loop current that flows from ground to LOOP– through the 40.2-Ω resistor. This current is sourced from ground but controlled by the current sunk from Q4 coming from the start-up circuit.  $\ddot{\mathcal{R}}$  12 calculates the loop current.

$$
I_{\text{LOOP}} = -V_{\text{LOOP}} / 40.2 \,\text{k}\Omega \tag{12}
$$

Substituting  $\overrightarrow{x}$  12 into  $\overrightarrow{x}$  11,  $\overrightarrow{x}$  13 is obtained.

$$
I_{\text{LOOP}} = \text{VOUT} \times 0.402 / 40.2 \,\Omega = \text{VOUT} / 100 \,\Omega \tag{13}
$$

When the DAC output voltage is set to 0.3 V, the loop current is 3 mA. When the DAC output voltage is set to 2.5 V, the loop current is 25 mA. The OPA333 drives the base of transistor Q4 to pull the correct amount of current to set the feedback loop. The current pulled from LOOP+ powers the board. Excess current greater than what is required to power the board is shunted through the TLVH431B regulator.



The AFE88101 sets the DAC output voltage through an output code. This conversion to output voltage is set through  $\pm 1$ ; V<sub>MIN</sub> = 0.3 V and FSR = 2.2 V, resulting in  $\pm 14$ .

$$
VOUT = \frac{DAC\_CODE}{2^{16}} \times 2.2 V + 0.3 V \tag{14}
$$

In 4-mA to 20-mA systems, the nominal output operates from 4 mA as the low output and 20 mA as the high output. However, systems sometimes use current outputs that are outside this range to indicate different error conditions. Loop currents of 3.375 mA and 21.75 mA can be used to indicate different loop errors.  $\frac{1}{36}$  8-1 shows different loop output currents, along with the DAC code and voltages used.





Among the passive devices included in the design, choose gain setting resistors that exhibit tight tolerances to achieve high accuracy. These resistors are primarily responsible for setting the gain of the current loop, along with primary path of the output current flow.

#### **8.2.1.2.3 Input Protection and Rectification**

 $\boxtimes$  8-6 shows the simple protection scheme implemented in the design to mitigate issues that arise from voltage and current transients on the bus. These transients have two main components: high-frequency and highenergy. These two components can be leveraged with a strategy of attenuation and diversion by the protection circuitry to deliver robust immunity.



図 **8-6. Loop Input Protection**

Attenuation uses passive components, primarily resistors and capacitors, to attenuate high-frequency transients and to limit series current. Use ferrite beads to maintain dc accuracy while still delivering the ability to limit current from high-frequency transients. This circuit uses a capacitor placed across the input terminals, as well as ferrite beads in series with the terminals.

Diversion capitalizes on the high-voltage properties of the transient signals by using a diode to clamp the transient within supply voltages, or to divert the energy away from the system. Transient voltage suppressor (TVS) diodes help protect against transients because TVS diodes break down very quickly and often feature high power ratings that are critical to survive multiple transient strikes.

A rectifier is also implemented for reverse polarity protection so that the design can be connected to the bus regardless of the pin orientation or polarity without damage to the design.



#### **8.2.1.2.4 System Current Budget**

Power consumption is an important consideration when designing two-wire transmitters. Power supplied from the loop must power all the circuitry related to the transmitter and sensor. The minimum loop current in two-wire applications is typically 4 mA. However, for error indications, this current is as low as 3.375 mA. Therefore, the power budget of all transducer circuitry must be less than the maximum allowable system power budget of 3 mA.  $\overline{\mathcal{R}}$  8-2 lists the specified maximum quiescent current of all included active components (provided from the respective data sheets).



#### 表 **8-2. Typical Component Currents**

#### *8.2.1.3 Application Curves*



図 **8-7. Circuit Start-Up**

## **8.3 Initialization Set Up**

This section describes several recommendations to set up the AFEx8101.

The AFEx8101 power up with the CRC enabled. If the device is intended to be run without the CRC, the CRC must be disabled by setting the CRC\_EN bit to 0h in the CONFIG register. Be aware that the command to write to this register is first done with the CRC enabled. The CRC byte must be appended to the command for the device to interpret the command correctly. To disable the CRC after start up, write 0x02 0x00 0x26 0x24 to the device. The first three bytes write the command, while the last byte is the CRC byte. For more information on the CRC, see the communication description in  $\pm$ クション 7.5.2.3.

The AFEx8101 also power up with the SDO pin disabled. The SDO is required for reading from any of the device registers, as well as reading any data from the ADC in SPI mode. The SDO is enabled by writing 0h into the DSDO bit in the CONFIG register. See also [セクション](#page-47-0) 7.5.2.1 and [セクション](#page-48-0) 7.5.2.2.

To enable the ADC, first enable the ADC buffer by writing 0h into the BUF PD bit in the ADC CFG register. Information about using the ADC in different modes of operation is in  $\pm \gamma \rightarrow 7.3.2$ .



## **8.4 Power Supply Recommendations**

The AFEx8101 can operate within a single-supply range of 2.7 V to 5.5 V applied to the PVDD pin. When 2.7 V to 5.5 V is provided to PVDD, an internal LDO is enabled that drives VDD internally. VDD pin must have 1 μF to 10 μF of capacitance for operation.

The AFEx8101 can also be operated with a lower supply voltage of 1.71 V to 1.89 V applied to the PVDD pin. When the voltage is within this lower range, the internal LDO is not operational, and the lower external supply on the PVDD pin must be tied to the VDD pin.

The digital interface supply, IOVDD, can operate with a supply range of 1.71 V to 5.5 V.

Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can easily couple into the DAC output voltage or current through various paths between the power connections and analog output. To further reduce noise, include bulk and local decoupling capacitors. The current consumption on the PVDD and IOVDD pins, the short-circuit current limit for the voltage output, and the current ranges for the current output are listed in the *[Electrical Characteristics](#page-6-0)*. The power supply must meet the requirements listed in the *[Recommended Operating Conditions](#page-5-0)*.

## **8.5 Layout**

### **8.5.1 Layout Guidelines**

To maximize the performance of the AFEx8101 in any application, follow good layout practices and proper circuit design. The following recommendations are specific to the device:

- For best performance, dedicate an entire PCB layer to a ground plane and do not route any other signal traces on this layer. However, depending on restrictions imposed by specific end equipment, a dedicated ground plane is not always practical. If ground-plane separation is necessary, make a direct connection of the planes at the DAC. Do not connect individual ground planes at multiple locations because this configuration creates ground loops.
- IOVDD and PVDD must have 100-nF decoupling capacitors local to the respective pins. VDD must have at least a 1-μF decoupling capacitor used for the internal LDO, or for an external 1.8-V supply. Use a highquality ceramic-type NP0 or X7R capacitor for best performance across temperature and a very low dissipation factor.
- Place a 100-nF reference capacitor close to the VREFIO pin.
- Avoid routing switching signals near the reference input.
- Maintain proper placement for the digital and analog sections with respect to the digital and analog components. Separate the analog and digital circuitry for less coupling into neighboring blocks and to minimize the interaction between analog and digital return currents.
- For designs that include protection circuits:
	- Place diversion elements, such as TVS diodes or capacitors, close to off-board connectors to make sure that return current from high-energy transients does not cause damage to sensitive devices
	- Use large, wide traces to provide a low-impedance path to divert high-energy transients away from the I/O pins.





### **8.5.2 Layout Example**



図 **8-8. Layout Example**



## **9 Device and Documentation Support**

## **9.1 Documentation Support**

## **9.1.1 Related Documentation**

For related documentation see the following:

- Texas Instruments, [AFE881H1 Evaluation Module User's Guide](https://www.ti.com/jp/lit/pdf/slau858)
- Texas Instruments, [REF35 Ultra Low-Power, High-Precision Voltage Reference data sheet](https://www.ti.com/jp/lit/pdf/snas809)
- Texas Instruments, [OPA391 Precision, Ultra-Low IQ, Low Offset Voltage, e-trim™ Op Amp data sheet](https://www.ti.com/jp/lit/pdf/sbos925)
- Texas Instruments, [ADS1220 4-Channel, 2-kSPS, Low-Power, 24-Bit ADC with Integrated PGA and](https://www.ti.com/jp/lit/pdf/sbas501) [Reference data sheet](https://www.ti.com/jp/lit/pdf/sbas501)
- Texas Instruments, [TPS7A16 60-V, 5-µA IQ, 100-mA, Low-Dropout Voltage Regulator With Enable and](https://www.ti.com/jp/lit/pdf/sbvs171) [Power-Good data sheet](https://www.ti.com/jp/lit/pdf/sbvs171)
- Texas Instruments, [TPS7A02 Nanopower IQ, 25-nA, 200-mA, Low-Dropout Voltage Regulator With Fast](https://www.ti.com/jp/lit/pdf/sbvs277)  [Transient Response data sheet](https://www.ti.com/jp/lit/pdf/sbvs277)
- Texas Instruments, [ISO7021 Ultra-Low Power Two-Channel Digital Isolator data sheet](https://www.ti.com/jp/lit/pdf/sllsfa0)
- Texas Instruments, [Isolated, Ultra-Low Power Design for 4- to 20-mA Loop Powered Transmitters design](https://www.ti.com/jp/lit/pdf/tidu414)  [guide](https://www.ti.com/jp/lit/pdf/tidu414)
- Texas Instruments, [Isolated Loop Powered Thermocouple Transmitter design guide](https://www.ti.com/jp/lit/pdf/tidu449)
- Texas Instruments, [Small Form Factor, 2-Wire, 4- to 20-mA Current-Loop, RTD Temperature Transmitter](https://www.ti.com/jp/lit/pdf/tidu385)  [design guide](https://www.ti.com/jp/lit/pdf/tidu385)
- Texas Instruments, [Isolated Power and Data Interface for Low-power Applications reference design](https://www.ti.com/jp/lit/pdf/tiduen0)
- Texas Instruments, [Uniquely Efficient Isolated DC/DC Converter for Ultra-Low Power and Low-Power](https://www.ti.com/jp/lit/pdf/tidu813)  [Applications design guide](https://www.ti.com/jp/lit/pdf/tidu813)

## **9.2** ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](https://www.ti.com) のデバイス製品フォルダを開いてください。「更新の通知を受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細 については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## **9.3** サポート・リソース

TI E2E™ サポート [・フォーラム](https://e2e.ti.com)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件を](https://www.ti.com/corp/docs/legal/termsofuse.shtml)参照してください。

## **9.4 Trademarks**

#### TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## **9.5** 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## **9.6** 用語集

[テキサス・インスツルメンツ用語集](https://www.ti.com/lit/pdf/SLYZ022) この用語集には、用語や略語の一覧および定義が記載されています。

## **10 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq$ =1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OUTLINE**

# **RRU0024A UQFN - 0.7 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

## **RRU0024A UQFN - 0.7 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RRU0024A UQFN - 0.7 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI [の販売条件、](https://www.ti.com/ja-jp/legal/terms-conditions/terms-of-sale.html)または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated