

# CC2652P パワー アンプを内蔵した SimpleLink™ マルチプロトコル 2.4GHz ワイヤレス MCU

## 1 特長

- マイコン
  - 強力な 48MHz Arm® Cortex®-M4F プロセッサ
  - EEMBC CoreMark® スコア: 148
  - 352kB のインシステム プログラマブル フラッシュ
  - プロトコルおよびライブラリ機能用の 256kB ROM
  - 8kB のキャッシュ SRAM (汎用 RAM としても使用可能)
  - 80kB の超低リーク SRAM。SRAM は動作の信頼性を高めるためパリティで保護。
  - 2 ピン cJTAG および JTAG デバッグ
  - OTA (Over-the-air) 更新をサポート
- 4kB の SRAM を搭載した超低消費電力センサ コントローラ
  - センサ データのサンプリング、保存、処理
  - システム CPU から独立して動作
  - 高速ウェークアップによる低消費電力動作
- TI-RTOS、ドライバ、ブートローダ、Bluetooth® 5.2 Low Energy コントローラ、IEEE 802.15.4 MAC を ROM に配置してアプリケーション サイズを最適化
- RoHS 準拠のパッケージ
  - 7mm × 7mm の RGZ VQFN48 (26 GPIO)
- ペリフェラル
  - デジタル ペリフェラルを任意の GPIO に接続可能
  - 4 × 32 ビットまたは 8 × 16 ビットの汎用タイマ
  - 12 ビット ADC、200k サンプル / 秒、8 チャンネル
  - 内部リファレンス DAC を搭載した 2 つのコンパレータ  
(連続時間 ×1、超低消費電力 ×1)
  - プログラマブル電流ソース
  - UART ×2
  - SSI ×2 (SPI、MICROWIRE、TI)
  - I<sup>2</sup>C および I<sup>2</sup>S
  - リアルタイム クロック (RTC)
  - AES 128 および 256 ビット暗号化アクセラレータ
  - ECC および RSA 公開鍵ハードウェア アクセラレータ
  - SHA2 アクセラレータ (SHA-512 までのフルスイート)
  - 真性乱数生成器 (TRNG)
  - 静電容量式センシング、最大 8 チャンネル
  - 温度およびバッテリー モニタを内蔵
- 外部システム
  - オンチップの降圧型 DC/DC コンバータ
- 低消費電力
  - アクティブ モードの RX: 6.9mA
  - アクティブ モードの TX (0dBm): 7.3mA
  - アクティブ モードの TX (5dBm): 9.6mA
  - アクティブ モードの TX (+10dBm): 22mA
  - アクティブ モードの TX (+20dBm): 85mA
  - アクティブ モードの MCU 48MHz (CoreMark): 3.4mA (71μA/MHz)
  - センサ コントローラ、低消費電力モード、2MHz、無限ループ動作: 30.1μA
  - センサ コントローラ、アクティブ モード、24MHz、無限ループ動作: 808μA
  - スタンバイ: 0.94μA (RTC オン、80kB RAM および CPU 保持)
  - シャットダウン: 150nA (外部イベントでウェークアップ)
- 無線部
  - Bluetooth 5.2 Low Energy およびそれ以前の LE 仕様、IEEE 802.15.4 PHY および MAC と互換性がある 2.4GHz RF トランシーバ
  - 3 線式、2 線式、1 線式 PTA の共存メカニズム
  - 優れたレシーバ感度:  
802.15.4 (2.4GHz) で -100dBm、  
Bluetooth 125kbps (LE Coded PHY) で -105dBm
  - 温度補償付きで最大 +20dBm の出力電力
  - 国際的な無線周波数規制への準拠を目標としたシステムに最適
    - EN 300 328、(欧州)
    - EN 300 440 カテゴリ 2
    - FCC CFR47 Part 15
    - ARIB STD-T66 (日本)
- ワイヤレス プロトコル
  - Thread、Zigbee®、Bluetooth® 5.2 Low Energy、IEEE 802.15.4、IPv6 対応スマート オブジェクト (6LoWPAN)、独自システム、SimpleLink™ TI 15.4 スタック (2.4GHz)、DMM (ダイナミック マルチプロトコル マネージャ) ドライバ。
- 開発ツールとソフトウェア
  - SimpleLink™ LOWPOWER F2 ソフトウェア開発キット (SDK)
  - SmartRF™ Studio による簡素な無線構成
  - Sensor Controller Studio により低消費電力のセンシング アプリケーションを構築



## 2 アプリケーション

- 2400MHz~2480MHz の ISM および SRD システム<sup>1</sup>
  - (最小 4kHz の受信帯域幅)
- ビル オートメーション
  - ビルディングのセキュリティシステム – モーション検出器、電子スマートロック、ドアおよび窓センサ、ガレージドアシステム、ゲートウェイ
  - HVAC – サーモスタット、ワイヤレス環境センサ、HVAC システム コントローラ、ゲートウェイ
  - 防火システム - 煙および熱感知器、火災警報制御パネル (FACP)
  - ビデオ監視 – IP ネットワーク カメラ
  - エレベータとエスカレータ – エレベータとエスカレータのエレベータ メイン制御パネル
- グリッド インフラ
  - スマートメータ – 水道メータ、ガスメータ、電気メータ、ヒートコストアロケータ
  - グリッド通信 – 無線通信 – 長距離センサ アプリケーション
- その他の代替エネルギー - 環境発電
- 産業用輸送 - アセットトラッキング
- ファクトリ オートメーション / 制御
- 医療用
- 電子 POS (EPOS) - 電子棚札 (ESL)
- 通信機器
  - 有線ネットワーク – 無線 LAN または Wi-Fi アクセスポイント、エッジルータ、小規模企業向けルータ
- パーソナル エレクトロニクス
  - ポータブル電子機器 – RF スマート遠隔制御
  - ホームシアターおよびエンターテインメント – スマートスピーカ、スマートスマートディスプレイ、セットアップボックス
  - ネットワーク接続の周辺機器 – 民生用ワイヤレスモジュール、ポインティングデバイス、キーボードとキーパッド
  - ゲーム – 電子玩具とロボット玩具
  - ウェアラブル (医療以外) – スマートトラッカー、スマート衣料

## 3 概要

SimpleLink™ CC2652P デバイスはマルチプロトコルの 2.4GHz ワイヤレス マイコン (MCU) です。本デバイスは Thread、Zigbee®、Bluetooth® 5.2 Low Energy、IEEE 802.15.4、IPv6 対応スマート オブジェクト (6LoWPAN)、TI 15.4 スタック (2.4GHz) を含む独自システム、DMM (ダイナミック マルチプロトコル マネージャ) ドライバを使った同時マルチプロトコルをサポートしています。本デバイスは、ビル セキュリティ システム、HVAC、医療、有線ネットワーク、携帯型電子機器、ホームシアター / エンターテインメント、ネットワーク接続周辺機器の市場の低消費電力の無線通信と先進センシングに最適化されています。このデバイスの主な特長を以下に示します。

- SimpleLink™ LOWPOWER F2 ソフトウェア開発キット (SDK) で幅広いプロトコル スタックを柔軟にサポート。
- クラス最小の送信時消費電流 (85mA) を特長とする内蔵の +20dBm ハイパワー アンプを使った長距離および低消費電力アプリケーションの実現
- ボタン型電池を使って 22mA の送信時消費電流、+10dBm の出力で動作
- 0.94µA の小さいスタンバイ電流 (全 RAM 保持) により、ワイヤレス アプリケーションのバッテリー駆動時間を延長
- 産業用温度に対応し、85°C で 5µA の最小スタンバイ電流
- 高速ウェークアップ機能を備えたプログラマブルな自律型超低消費電力センサ コントローラ CPU による先進センシング。たとえば、このセンサ コントローラは、1µA のシステム電流で 1Hz の ADC サンプリングが可能です。
- 潜在的な放射線イベントによるデータの破損を防止する常時オン SRAM パリティによる、産業用市場向けの中断のない長い動作寿命のための小さい SER (ソフトエラー レート) FIT (Failure-in-time、故障率)
- 柔軟性の高い低消費電力 RF トランシーバ機能を備えた専用のソフトウェア制御無線コントローラ (Arm® Cortex® -M0) により、複数の物理層および RF 規格をサポート
- Bluetooth® Low Energy (125kbps の LE Coded PHY で -105dBm) に対応する優れた無線感度および堅牢 (選択度、ブロッキング) 性能。

CC2652P デバイスは SimpleLink™ MCU プラットフォームの一部です。このプラットフォームは Wi-Fi®, Bluetooth Low Energy、Thread、Zigbee、Sub-1GHz MCU、ホスト MCU で構成されます。CC2652P は、ピン互換のパッケージ オプションを備えた、32kB~704kB のフラッシュ サイズに対応するスケラブルな製品ラインアップの一部であり、シングル コア ソフトウェア開発キット (SDK) と豊富なツール セットを備えた、共通の使いやすい開発環境を共有しています。SimpleLink™ プラットフォームを 1 回統合すれば、製品ラインアップのどのデバイスの組み合わせでも設計に追加できる

<sup>1</sup> See サポートしているプロトコル規格、変調フォーマット、データレートの詳細については、RF コアを参照してください。


ので、設計要件変更の際もコードを高度に再利用できます。詳細については、[SimpleLink™ MCU プラットフォーム](#)を参照してください。

### 製品情報

部品番号 <sup>(1)</sup>	パッケージ	パッケージサイズ
CC2652P1FRGZ	VQFN (48)	7.00mm × 7.00mm

(1) 詳細については、[セクション 12](#) 参照してください。

## 4 機能ブロック図



CC2652P ブロック図

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>39</b>
<b>2 アプリケーション</b> .....	<b>2</b>	8.1 Overview.....	39
<b>3 概要</b> .....	<b>2</b>	8.2 System CPU.....	39
<b>4 機能ブロック図</b> .....	<b>3</b>	8.3 Radio (RF Core).....	40
<b>5 Device Comparison</b> .....	<b>5</b>	8.4 Memory.....	40
<b>6 Pin Configuration and Functions</b> .....	<b>6</b>	8.5 Sensor Controller.....	41
6.1 Pin Diagram—RGZ Package (Top View).....	6	8.6 Cryptography.....	42
6.2 Signal Descriptions—RGZ Package.....	7	8.7 Timers.....	43
6.3 Connections for Unused Pins and Modules.....	8	8.8 Serial Peripherals and I/O.....	44
<b>7 Specifications</b> .....	<b>9</b>	8.9 Battery and Temperature Monitor.....	44
7.1 Absolute Maximum Ratings.....	9	8.10 $\mu$ DMA.....	44
7.2 ESD Ratings.....	9	8.11 Debug.....	44
7.3 Recommended Operating Conditions.....	9	8.12 Power Management.....	45
7.4 Power Supply and Modules.....	9	8.13 Clock Systems.....	46
7.5 Power Consumption—Power Modes.....	10	8.14 Network Processor.....	46
7.6 Power Consumption—Radio Modes.....	11	<b>9 Application, Implementation, and Layout</b> .....	<b>47</b>
7.7 Nonvolatile (Flash) Memory Characteristics.....	11	9.1 Reference Designs.....	47
7.8 Thermal Resistance Characteristics.....	11	<b>10 Device and Documentation Support</b> .....	<b>48</b>
7.9 RF Frequency Bands.....	12	10.1 Tools and Software.....	48
7.10 Bluetooth Low Energy—Receive (RX).....	12	10.2 Documentation Support.....	50
7.11 Bluetooth Low Energy—Transmit (TX).....	15	10.3 サポート・リソース.....	50
7.12 Zigbee and Thread—IEEE 802.15.4-2006		10.4 Trademarks.....	51
2.4GHz (OQPSK DSSS1:8, 250kbps): RX.....	16	10.5 静電気放電に関する注意事項.....	51
7.13 Zigbee and Thread—IEEE 802.15.4-2006		10.6 用語集.....	51
2.4GHz (OQPSK DSSS1:8, 250kbps): TX.....	17	<b>11 Revision History</b> .....	<b>52</b>
7.14 Timing and Switching Characteristics.....	18	<b>12 Mechanical, Packaging, and Orderable</b>	
7.15 Peripheral Characteristics.....	22	<b>Information</b> .....	<b>53</b>
7.16 Typical Characteristics.....	28	12.1 Packaging Information.....	53

## 5 Device Comparison

Device	RADIO SUPPORT											FLASH (kB)	RAM + Cache (kB)	GPIO	PACKAGE SIZE					
	Sub-1GHz Prop.	2.4GHz Prop.	Wireless M-Bus	mioty	Wi-SUN®	Sidewalk	Bluetooth® LE	Zigbee	Thread	Multiprotocol	+20dBm PA				4 x 4 mm VQFN (24)	4 x 4 mm VQFN (32)	5 x 5 mm VQFN (32)	5 x 5 mm VQFN (40)	7 x 7 mm VQFN (48)	8 x 8 mm VQFN (64)
CC1310	√		√	√								32-128	16-20 + 8	10-30		√	√		√	
CC1311R3	√		√	√								352	32 + 8	22-30				√	√	
CC1311P3	√		√	√							√	352	32 + 8	26					√	
CC1312R	√		√	√	√							352	80 + 8	30					√	
CC1312R7	√		√	√	√	√				√		704	144 + 8	30					√	
CC1314R10	√		√	√	√	√				√		1024	256 + 8	30-46					√	√
CC1352R	√	√	√	√	√		√	√	√	√		352	80 + 8	28					√	
CC1354R10	√	√	√	√	√		√	√	√	√		1024	256 + 8	28-42					√	√
CC1352P	√	√	√	√	√		√	√	√	√	√	352	80 + 8	26					√	
CC1352P7	√	√	√	√	√	√	√	√	√	√	√	704	144 + 8	26					√	
CC1354P10	√	√	√	√	√	√	√	√	√	√	√	1024	256 + 8	26-42					√	√
CC2340R5 <sup>(1)</sup>		√					√	√	√			512	36	12-26	√			√		
CC2640R2F							√					128	20 + 8	10-31		√	√		√	
CC2642R							√					352	80 + 8	31					√	
CC2642R-Q1							√					352	80 + 8	31					√	
CC2651R3		√					√	√				352	32 + 8	23-31				√	√	
CC2651P3		√					√	√			√	352	32 + 8	22-26				√	√	
CC2652R		√					√	√	√	√		352	80 + 8	31					√	
CC2652RB		√					√	√	√	√		352	80 + 8	31					√	
CC2652R7		√					√	√	√	√		704	144 + 8	31					√	
CC2652P		√					√	√	√	√	√	352	80 + 8	26					√	
CC2652P7		√					√	√	√	√	√	704	144 + 8	26					√	
CC2674R10		√					√	√	√	√		1024	256 + 8	31-45					√	√
CC2674P10		√					√	√	√	√	√	1024	256 + 8	26-45					√	√
CC2653P10		√					√	√	√	√	√	1024	128 + 8	26					√	

(1) Zigbee and Thread support enabled by future software update

## 6 Pin Configuration and Functions

### 6.1 Pin Diagram—RGZ Package (Top View)




Figure 6-1. RGZ (7mm × 7mm) Pinout, 0.5mm Pitch (Top View)

The following I/O pins marked in Figure 6-1 in **bold** have high-drive capabilities:

- Pin 10, **DIO\_5**
- Pin 11, **DIO\_6**
- Pin 12, **DIO\_7**
- Pin 24, **JTAG\_TMSC**
- Pin 26, **DIO\_16**
- Pin 27, **DIO\_17**

The following I/O pins marked in Figure 6-1 in *italics* have analog capabilities:

- Pin 36, *DIO\_23*
- Pin 37, *DIO\_24*
- Pin 38, *DIO\_25*
- Pin 39, *DIO\_26*
- Pin 40, *DIO\_27*
- Pin 41, *DIO\_28*
- Pin 42, *DIO\_29*
- Pin 43, *DIO\_30*

## 6.2 Signal Descriptions—RGZ Package

表 6-1. Signal Descriptions—RGZ Package

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
DCDC_SW	33	—	Power	Output from internal DC/DC converter <sup>(1)</sup>
DCOUPPL	23	—	Power	For decoupling of internal 1.27V regulated digital-supply <sup>(2)</sup>
DIO_5	10	I/O	Digital	GPIO, high-drive capability
DIO_6	11	I/O	Digital	GPIO, high-drive capability
DIO_7	12	I/O	Digital	GPIO, high-drive capability
DIO_8	14	I/O	Digital	GPIO
DIO_9	15	I/O	Digital	GPIO
DIO_10	16	I/O	Digital	GPIO
DIO_11	17	I/O	Digital	GPIO
DIO_12	18	I/O	Digital	GPIO
DIO_13	19	I/O	Digital	GPIO
DIO_14	20	I/O	Digital	GPIO
DIO_15	21	I/O	Digital	GPIO
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	28	I/O	Digital	GPIO
DIO_19	29	I/O	Digital	GPIO
DIO_20	30	I/O	Digital	GPIO
DIO_21	31	I/O	Digital	GPIO
DIO_22	32	I/O	Digital	GPIO
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability
EGP	—	—	GND	Ground – exposed ground pad <sup>(3)</sup>
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	25	I	Digital	JTAG TCKC
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor
RF_P	1	—	RF	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
RF_N	2	—	RF	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RX_TX	7	—	RF	Optional bias pin for the RF LNA
TX_20DBM_P	5	—	RF	Positive high-power TX signal
TX_20DBM_N	6	—	RF	Negative high-power TX signal
VDDR	45	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2) (4) (6)</sup>
VDDR_RF	48	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2) (5) (6)</sup>

表 6-1. Signal Descriptions—RGZ Package (続き)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
VDDS	44	—	Power	1.8V to 3.8V main chip supply <sup>(1)</sup>
VDDS2	13	—	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>
VDDS3	22	—	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>
VDDS_DCDC	34	—	Power	1.8V to 3.8V DC/DC converter supply
X48M_N	46	—	Analog	48MHz crystal oscillator pin 1
X48M_P	47	—	Analog	48MHz crystal oscillator pin 2
X32K_Q1	8	—	Analog	32kHz crystal oscillator pin 1
X32K_Q2	9	—	Analog	32kHz crystal oscillator pin 2

- (1) For more details, see technical reference manual listed in [セクション 10.2](#).
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68V.

### 6.3 Connections for Unused Pins and Modules

表 6-2. Connections for Unused Pins

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>
GPIO	DIO_n	10–12	NC or GND	NC
		14–21		
		26–32		
		36–43		
32.768kHz crystal	X32K_Q1	8	NC or GND	NC
	X32K_Q2	9		
No Connects	NC	3–4	NC	NC
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC
	VDDS_DCDC	34	VDDS	VDDS

- (1) NC = No connect
- (2) When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

			MIN	MAX	UNIT
V <sub>DD</sub> S <sup>(3)</sup>	Supply voltage		-0.3	4.1	V
	Voltage on any digital pin <sup>(4) (5)</sup>		-0.3	V <sub>DD</sub> S + 0.3, max 4.1	V
	Voltage on crystal oscillator pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P		-0.3	V <sub>DD</sub> R + 0.3, max 2.25	V
V <sub>in</sub>	Voltage on ADC input	Voltage scaling enabled	-0.3	V <sub>DD</sub> S	V
		Voltage scaling disabled, internal reference	-0.3	1.49	
		Voltage scaling disabled, V <sub>DD</sub> S as reference	-0.3	V <sub>DD</sub> S / 2.9	
	Input level, RF pins			5	dBm
T <sub>stg</sub>	Storage temperature		-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) V<sub>DD</sub>S\_DCDC, V<sub>DD</sub>S2 and V<sub>DD</sub>S3 must be at the same potential as V<sub>DD</sub>S.
- (4) Including analog capable DIOs.
- (5) Injection current is not supported on any GPIO pin

### 7.2 ESD Ratings

				VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±2000	V
		Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	All pins	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating junction temperature	-40	105	°C
Operating supply voltage (V <sub>DD</sub> S)	1.8	3.8	V
Rising supply voltage slew rate	0	100	mV/μs
Falling supply voltage slew rate <sup>(1)</sup>	0	20	mV/μs

- (1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22μF V<sub>DD</sub>S input capacitor must be used to ensure compliance with this slew rate.

### 7.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
V <sub>DD</sub> S Power-on-Reset (POR) threshold			1.1 - 1.55		V
V <sub>DD</sub> S Brown-out Detector (BOD) <sup>(1)</sup>	Rising threshold		1.77		V
V <sub>DD</sub> S Brown-out Detector (BOD), before initial boot <sup>(2)</sup>	Rising threshold		1.70		V
V <sub>DD</sub> S Brown-out Detector (BOD) <sup>(1)</sup>	Falling threshold		1.75		V

- (1) For boost mode (V<sub>DD</sub>R = 1.95V), TI drivers software initialization will trim V<sub>DD</sub>S BOD limits to maximum (approximately 2.0V)
- (2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin

## 7.5 Power Consumption—Power Modes

When measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$  with DC/DC enabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Core Current Consumption</b>						
$I_{\text{core}}$	Reset and Shutdown	Reset. RESET_N pin asserted or VDD5 below power-on-reset threshold		150		nA
		Shutdown. No clocks running, no retention		150		
	Standby without cache retention	RTC running, CPU, 80kB RAM and (partial) register retention. RCOSC_LF		0.94		$\mu\text{A}$
		RTC running, CPU, 80kB RAM and (partial) register retention. XOSC_LF		1.09		
	Standby with cache retention	RTC running, CPU, 80kB RAM and (partial) register retention. RCOSC_LF		3.2		$\mu\text{A}$
		RTC running, CPU, 80kB RAM and (partial) register retention. XOSC_LF		3.3		
Idle	Supply Systems and RAM powered. RCOSC_HF		675		$\mu\text{A}$	
Active	MCU running CoreMark at 48MHz. RCOSC_HF		3.39		mA	
<b>Peripheral Current Consumption<sup>(1), (2)</sup></b>						
$I_{\text{peri}}$	Peripheral power domain	Delta current with domain enabled		97.7		$\mu\text{A}$
	Serial power domain	Delta current with domain enabled		7.2		
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle		210.9		
	$\mu\text{DMA}$	Delta current with clock enabled, module is idle		63.9		
	Timers	Delta current with clock enabled, module is idle <sup>(5)</sup>		81.0		
	I2C	Delta current with clock enabled, module is idle		10.1		
	I2S	Delta current with clock enabled, module is idle		26.3		
	SSI	Delta current with clock enabled, module is idle		82.9		
	UART	Delta current with clock enabled, module is idle <sup>(3)</sup>		167.5		
	CRYPTO (AES)	Delta current with clock enabled, module is idle <sup>(4)</sup>		25.6		
	PKA	Delta current with clock enabled, module is idle		84.7		
	TRNG	Delta current with clock enabled, module is idle		35.6		
<b>Sensor Controller Engine Consumption</b>						
$I_{\text{SCE}}$	Active mode	24MHz, infinite loop		808.5		$\mu\text{A}$
	Low-power mode	2MHz, infinite loop		30.1		

## 7.6 Power Consumption—Radio Modes

When measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$  with DC/DC enabled unless otherwise noted.

High-power PA connected to  $V_{\text{DDS}}$  unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Radio receive current	2440MHz		6.9		mA
	Radio transmit current 2.4 GHz PA (BLE)	0dBm output power setting 2440MHz		7.0		mA
		+5dBm output power setting 2440MHz		9.2		mA
	Radio transmit current High-power PA	+20dBm output power setting 2440MHz. $V_{\text{DDS}} = 3.3\text{V}$		85		mA
	Radio transmit current High-power PA, 10dBm configuration <sup>(1)</sup>	+10dBm output power setting 2440MHz $V_{\text{DDR}} = 1.67\text{V}$		22		mA

(1) Measured on evaluation board (See [Optimizing the CC1352P and CC2652P for Coin Cell Operation at 10dBm Output Power.](#))

## 7.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and  $V_{\text{DDS}} = 3.0\text{V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size				8		KB
Supported flash erase cycles before failure, full bank <sup>(1) (5)</sup>			30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>			60			k Cycles
Maximum number of write operations per row before sector erase <sup>(3)</sup>					83	Write Operations
Flash retention		$85^\circ\text{C}$	11.4			Years at $85^\circ\text{C}$
Flash sector erase current		Average delta current		10.7		mA
Flash sector erase time <sup>(4)</sup>		Zero cycles		10		ms
Flash write current		Average delta current, 4 bytes at a time		6.2		mA
Flash write time <sup>(4)</sup>		4 bytes at a time		21.6		$\mu\text{s}$

- (1) A full bank erase is counted as a single erase cycle on each sector
- (2) Up to four customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles
- (3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (4) This number is dependent on Flash aging and increases over time and erase cycles
- (5) Aborting flash during erase or program modes is not a safe operation.

## 7.8 Thermal Resistance Characteristics

THERMAL METRIC <sup>(1)</sup>		PACKAGE	
		RGZ (VQFN)	UNIT
		48 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	23.4	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	13.3	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	8.0	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.1	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	7.9	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	1.7	$^\circ\text{C}/\text{W}$ <sup>(2)</sup>

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics.](#)

(2) °C/W = degrees Celsius per watt.

## 7.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2500	MHz

## 7.10 Bluetooth Low Energy—Receive (RX)

 Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and the high-power PA connected to  $V_{\text{DDS}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for the high-power PA, which is measured at a dedicated antenna connection. All measurements are performed and conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>125kbps (LE Coded)</b>					
Receiver sensitivity	Differential mode. BER = $10^{-3}$		-105		dBm
Receiver saturation	Differential mode. BER = $10^{-3}$		>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-300 / 300)		kHz
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (37-byte packets)		> (-320 / 240)		ppm
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (255-byte packets)		> (-125 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer in channel, BER = $10^{-3}$		-1.5		dB
Selectivity, $\pm 1\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		8 / 4.5 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		44 / 39 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		46 / 44 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 4\text{MHz}$ , BER = $10^{-3}$		44 / 46 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\geq \pm 6\text{MHz}$ , BER = $10^{-3}$		48 / 44 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{MHz}$	Wanted signal at -79dBm, modulated interferer at $\geq \pm 7\text{MHz}$ , BER = $10^{-3}$		51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at image frequency, BER = $10^{-3}$				dB
Selectivity, Image frequency $\pm 1\text{MHz}$ <sup>(1)</sup>	Note that Image frequency + 1MHz is the co-channel - 1MHz. Wanted signal at -79dBm, modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		4.5 / 44 <sup>(2)</sup>		dB
<b>500kbps (LE Coded)</b>					
Receiver sensitivity	Differential mode. BER = $10^{-3}$		-100		dBm
Receiver saturation	Differential mode. BER = $10^{-3}$		> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-300 / 300)		kHz
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (37-byte packets)		> (-450 / 450)		ppm
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (255-byte packets)		> (-175 / 175)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -72dBm, modulated interferer in channel, BER = $10^{-3}$		-3.5		dB
Selectivity, $\pm 1\text{MHz}$ <sup>(1)</sup>	Wanted signal at -72dBm, modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		8 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}$ <sup>(1)</sup>	Wanted signal at -72dBm, modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		44 / 37 <sup>(2)</sup>		dB

## 7.10 Bluetooth Low Energy—Receive (RX) (続き)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and the high-power PA connected to  $V_{\text{DD5}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for the high-power PA, which is measured at a dedicated antenna connection. All measurements are performed and conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, $\pm 3\text{MHz}^{(1)}$	Wanted signal at $-72\text{dBm}$ , modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		46 / 46 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{MHz}^{(1)}$	Wanted signal at $-72\text{dBm}$ , modulated interferer at $\pm 4\text{MHz}$ , BER = $10^{-3}$		45 / 47 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{MHz}^{(1)}$	Wanted signal at $-72\text{dBm}$ , modulated interferer at $\geq \pm 6\text{MHz}$ , BER = $10^{-3}$		46 / 45 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{MHz}$	Wanted signal at $-72\text{dBm}$ , modulated interferer at $\geq \pm 7\text{MHz}$ , BER = $10^{-3}$		49 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at $-72\text{dBm}$ , modulated interferer at image frequency, BER = $10^{-3}$				dB
Selectivity, Image frequency $\pm 1\text{MHz}^{(1)}$	Note that Image frequency + 1MHz is the co-channel - 1MHz. Wanted signal at $-72\text{dBm}$ , modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		4 / 46 <sup>(2)</sup>		dB
<b>1Mbps (LE 1M)</b>					
Receiver sensitivity	Differential mode. BER = $10^{-3}$		-97		dBm
Receiver saturation	Differential mode. BER = $10^{-3}$		> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-350 / 350)		kHz
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (37-byte packets)		> (-750 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-67\text{dBm}$ , modulated interferer in channel, BER = $10^{-3}$		-6		dB
Selectivity, $\pm 1\text{MHz}^{(1)}$	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		7 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}^{(1)}$	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		40 / 33 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{MHz}^{(1)}$	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		36 / 41 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{MHz}^{(1)}$	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 4\text{MHz}$ , BER = $10^{-3}$		36 / 45 <sup>(2)</sup>		dB
Selectivity, $\pm 5\text{MHz}$ or more <sup>(1)</sup>	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\geq \pm 5\text{MHz}$ , BER = $10^{-3}$		40		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67\text{dBm}$ , modulated interferer at image frequency, BER = $10^{-3}$		33		dB
Selectivity, image frequency $\pm 1\text{MHz}^{(1)}$	Note that Image frequency + 1MHz is the co-channel - 1MHz. Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz		-10		dBm
Out-of-band blocking	2003MHz to 2399MHz		-18		dBm
Out-of-band blocking	2484MHz to 2997MHz		-12		dBm
Out-of-band blocking	3000MHz to 12.75GHz		-2		dBm
Intermodulation	Wanted signal at 2402MHz, $-64\text{ dBm}$ . Two interferers at 2405MHz and 2408MHz, respectively, at the given power level		-42		dBm
Spurious emissions, 30MHz to 1000MHz <sup>(4)</sup>	Measurement in a 50 $\Omega$ single-ended load		< -59		dBm
Spurious emissions, 1 to 12.75GHz <sup>(4)</sup>	Measurement in a 50 $\Omega$ single-ended load		< -47		dBm
RSSI dynamic range			70		dB
RSSI accuracy			$\pm 4$		dB
<b>2Mbps (LE 2M)</b>					

## 7.10 Bluetooth Low Energy—Receive (RX) (続き)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and the high-power PA connected to  $V_{\text{DDS}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for the high-power PA, which is measured at a dedicated antenna connection. All measurements are performed and conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = $10^{-3}$		-92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = $10^{-3}$		> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-500 / 500)		kHz
Data rate error tolerance	Difference between the incoming data rate and the internally generated data rate (37-byte packets)		> (-700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -67dBm, modulated interferer in channel, BER = $10^{-3}$		-7		dB
Selectivity, $\pm 2\text{MHz}$ <sup>(1)</sup>	Wanted signal at -67dBm, modulated interferer at $\pm 2\text{MHz}$ , Image frequency is at -2MHz, BER = $10^{-3}$		8 / 4 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{MHz}$ <sup>(1)</sup>	Wanted signal at -67dBm, modulated interferer at $\pm 4\text{MHz}$ , BER = $10^{-3}$		36 / 36 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{MHz}$ <sup>(1)</sup>	Wanted signal at -67dBm, modulated interferer at $\pm 6\text{MHz}$ , BER = $10^{-3}$		37 / 36 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at -67dBm, modulated interferer at image frequency, BER = $10^{-3}$		4		dB
Selectivity, image frequency $\pm 2\text{MHz}$ <sup>(1)</sup>	Note that Image frequency + 2MHz is the Co-channel. Wanted signal at -67dBm, modulated interferer at $\pm 2\text{MHz}$ from image frequency, BER = $10^{-3}$		-7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz		-16		dBm
Out-of-band blocking	2003MHz to 2399MHz		-21		dBm
Out-of-band blocking	2484MHz to 2997MHz		-15		dBm
Out-of-band blocking	3000MHz to 12.75 GHz		-12		dBm
Intermodulation	Wanted signal at 2402MHz, -64 dBm. Two interferers at 2408 and 2414MHz respectively, at the given power level		-38		dBm

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is -N MHz

(3) Excluding one exception at  $F_{\text{wanted}} / 2$ , per Bluetooth Specification

(4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)

## 7.11 Bluetooth Low Energy—Transmit (TX)

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and high power PA connected to  $V_{\text{DDS}}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
Max output power, high power PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		19.5		dBm
Output power programmable range high power PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		6		dB
Max output power, high power PA, 10dBm configuration <sup>(4)</sup>	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		10.5		dBm
Output power programmable range high power PA, 10dBm configuration <sup>(4)</sup>	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		5		dB
Max output power, regular PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		5		dBm
Output power programmable range, regular PA	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun		26		dB
<b>Spurious emissions and harmonics</b>					
Spurious emissions, high-power PA <sup>(1) (2)</sup>	f < 1GHz, outside restricted bands	+20dBm setting	< -36		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics		-37		dBm
Harmonics, high-power PA <sup>(1) (3)</sup>	Second harmonic		-35		dBm
	Third harmonic		-42		dBm
Spurious emissions, high-power PA, 10dBm configuration <sup>(1) (2) (4)</sup>	f < 1GHz, outside restricted bands	+10dBm setting <sup>(4)</sup>	< -36		dBm
	f < 1GHz, restricted bands ETSI		< -54		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics		-41		dBm
Harmonics, high-power PA, 10dBm configuration <sup>(1) (4)</sup>	Second harmonic		< -42		dBm
	Third harmonic		< -42		dBm
Spurious emissions, regular PA <sup>(1)</sup>	f < 1GHz, outside restricted bands	+5dBm setting	< -36		dBm
	f < 1GHz, restricted bands ETSI		< -54		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics		< -42		dBm
Harmonics, regular PA <sup>(1)</sup>	Second harmonic		< -42		dBm
	Third harmonic		< -42		dBm

- (1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
- (2) To ensure margins for passing FCC band edge requirements at 2483.5MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper BLE channel(s).
- (3) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required. The CC1352P-2 LaunchPad reference design should also be reviewed as the filter provides higher attenuation of harmonics compared to the CC1352PEM-XD7793-XD24-PA24 reference design.
- (4) Measured on evaluation board as described in [Optimizing the CC1352P and CC2652P for Coin Cell Operation at 10dBm Output Power](#).

## 7.12 Zigbee and Thread—IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps): RX

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_C = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and high power PA connected to  $V_{\text{DDS}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
Receiver sensitivity	PER = 1%		-100		dBm
Receiver saturation	PER = 1%		> 5		dBm
Adjacent channel rejection	Wanted signal at -82dBm, modulated interferer at $\pm 5\text{MHz}$ , PER = 1%		36		dB
Alternate channel rejection	Wanted signal at -82dBm, modulated interferer at $\pm 10\text{MHz}$ , PER = 1%		57		dB
Channel rejection, $\pm 15\text{MHz}$ or more	Wanted signal at -82dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405MHz to 2480MHz, PER = 1%		59		dB
Blocking and desensitization, 5MHz from upper band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		57		dB
Blocking and desensitization, 10MHz from upper band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, 20MHz from upper band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, 50MHz from upper band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		66		dB
Blocking and desensitization, -5MHz from lower band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		60		dB
Blocking and desensitization, -10MHz from lower band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		60		dB
Blocking and desensitization, -20MHz from lower band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		63		dB
Blocking and desensitization, -50MHz from lower band edge	Wanted signal at -97dBm (3dB above the sensitivity level), CW jammer, PER = 1%		65		dB
Spurious emissions, 30MHz to 1000MHz <sup>(1)</sup>	Measurement in a 50 $\Omega$ single-ended load		-66		dBm
Spurious emissions, 1GHz to 12.75GHz <sup>(1)</sup>	Measurement in a 50 $\Omega$ single-ended load		-53		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> 350		ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate		> 1000		ppm
RSSI dynamic range			95		dB
RSSI accuracy			$\pm 4$		dB

- (1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)



### 7.13 Zigbee and Thread—IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps): TX

Measured on the CC1352PEM-XD7793-XD24-PA24 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled and high power PA connected to  $V_{\text{DDS}}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path, except for high power PA which is measured at a dedicated antenna connection. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
Max output power, high power PA	Differential mode, delivered to a single-ended 50Ω load through a balun		19.5		dBm
Output power programmable range, high power PA	Differential mode, delivered to a single-ended 50Ω load through a balun		6		dB
Max output power, high power PA, 10dBm configuration <sup>(5)</sup>	Differential mode, delivered to a single-ended 50Ω load through a balun		10.5		dBm
Output power programmable range, high power PA, 10dBm configuration <sup>(5)</sup>	Differential mode, delivered to a single-ended 50Ω load through a balun		5		dB
Max output power, regular PA	Differential mode, delivered to a single-ended 50Ω load through a balun		5		dBm
Output power programmable range, regular PA	Differential mode, delivered to a single-ended 50Ω load through a balun		26		dB
<b>Spurious emissions and harmonics</b>					
Spurious emissions, high-power PA <sup>(1) (3)</sup>	f < 1GHz, outside restricted bands	+20dBm setting	< -39		dBm
	f < 1GHz, restricted bands FCC		< -49		dBm
	f > 1GHz, including harmonics		-40		dBm
Harmonics, high-power PA <sup>(1) (4)</sup>	Second harmonic		-35		dBm
	Third harmonic		-42		dBm
Spurious emissions, high-power PA, 10dBm configuration <sup>(1) (3) (5)</sup>	f < 1GHz, outside restricted bands	+10dBm setting <sup>(5)</sup>	< -36		dBm
	f < 1GHz, restricted bands ETSI		< -47		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics		-42		dBm
Harmonics, high-power PA, 10dBm configuration <sup>(1) (5)</sup>	Second harmonic		< -42		dBm
	Third harmonic		< -42		dBm
Spurious emissions, regular PA <sup>(1) (2)</sup>	f < 1GHz, outside restricted bands	+5dBm setting	< -36		dBm
	f < 1GHz, restricted bands ETSI		< -47		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics		< -42		dBm
Harmonics, regular PA <sup>(1)</sup>	Second harmonic		< -42		dBm
	Third harmonic		< -42		dBm
<b>IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps)</b>					
Error vector magnitude, high power PA	+20dBm setting		2%		
Error vector magnitude, high power PA, 10dBm configuration <sup>(5)</sup>	+10dBm setting		2%		
Error vector magnitude Regular PA	+5dBm setting		2%		

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

- (2) To ensure margins for passing FCC band edge requirements at 2483.5MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at 2480MHz.
- (3) To ensure margins for passing FCC band edge requirements at 2483.5MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper 802.15.4 channel(s).
- (4) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required. The CC1352P-2 LaunchPad reference design should also be reviewed as the filter provides higher attenuation of harmonics compared to the CC1352PEM-XD7793-XD24-PA24 reference design.
- (5) Measured on evaluation board as described in [Optimizing the CC1352P and CC2652P for Coin Cell Operation at 10dBm Output Power](#).

## 7.14 Timing and Switching Characteristics

### 7.14.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

### 7.14.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DD5} = 3.0V$  (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active Timing		850	4000		μs
MCU, Shutdown to Active Timing <sup>(1)</sup>		850	4000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			36		μs
MCU, Idle to Active			14		μs

- (1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

### 7.14.3 Clock Specifications

#### 7.14.3.1 48MHz Crystal Oscillator (XOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ C$ ,  $V_{DD5} = 3.0V$ , unless otherwise noted.<sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
ESR	Equivalent series resistance $6\text{ pF} < C_L \leq 9\text{ pF}$		20	60	Ω
ESR	Equivalent series resistance $5\text{ pF} < C_L \leq 6\text{ pF}$			80	Ω
$L_M$	Motional inductance, relates to the load capacitance that is used for the crystal ( $C_L$ in Farads) <sup>(5)</sup>		$< 3 \times 10^{-25} / C_L^2$		H
$C_L$	Crystal load capacitance <sup>(4)</sup>	5	7 <sup>(3)</sup>	9	pF
	Start-up time <sup>(2)</sup>		200		μs

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- (2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.
- (3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (4) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.
- (5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

#### 7.14.3.2 48MHz RC Oscillator (RCOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ C$ ,  $V_{DD5} = 3.0V$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%

### 7.14.3.2 48MHz RC Oscillator (RCOSC\_HF) (続き)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency accuracy <sup>(1)</sup>		±0.25		%
Start-up time		5		µs

(1) Accuracy relative to the calibration source (XOSC\_HF)

### 7.14.3.3 2MHz RC Oscillator (RCOSC\_MF)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		µs

### 7.14.3.4 32.768kHz Crystal Oscillator (XOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Crystal frequency		32.768		kHz
ESR	Equivalent series resistance	30	100	kΩ
$C_L$	Crystal load capacitance	6	7 <sup>(1)</sup>	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

### 7.14.3.5 32kHz RC Oscillator (RCOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 <sup>(1)</sup>		kHz
Temperature coefficient.		50		ppm/°C

(1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

## 7.14.4 Synchronous Serial Interface (SSI) Characteristics

### 7.14.4.1 Synchronous Serial Interface (SSI) Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER NO.	PARAMETER		MIN	TYP	MAX	UNIT
S1	$t_{\text{clk\_per}}$	SSIClk cycle time	12		65024	System Clocks <sup>(2)</sup>
S2 <sup>(1)</sup>	$t_{\text{clk\_high}}$	SSIClk high time		0.5		$t_{\text{clk\_per}}$
S3 <sup>(1)</sup>	$t_{\text{clk\_low}}$	SSIClk low time		0.5		$t_{\text{clk\_per}}$

(1) Refer to SSI timing diagrams [Diagram 1](#), [Diagram 2](#), [Diagram 3](#)

(2) When using the TI-provided Power driver, the SSI system clock is always 48MHz.




図 7-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement




図 7-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer




図 7-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1

## 7.14.5 UART

### 7.14.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

## 7.15 Peripheral Characteristics

### 7.15.1 ADC

#### 7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$  and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0		V <sub>DDS</sub>	V
	Resolution			12		Bits
	Sample Rate				200	ksps
	Offset	Internal 4.3V equivalent reference <sup>(2)</sup>		-0.24		LSB
	Gain error	Internal 4.3V equivalent reference <sup>(2)</sup>		7.14		LSB
DNL <sup>(4)</sup>	Differential nonlinearity			>-1		LSB
INL	Integral nonlinearity			±4		LSB
ENOB	Effective number of bits	Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone		9.8		Bits
		Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone, DC/DC enabled		9.8		
		V <sub>DDS</sub> as reference, 200 kSamples/s, 9.6kHz input tone		10.1		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		11.1		
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 600 Hz input tone <sup>(5)</sup>		11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 150 Hz input tone <sup>(5)</sup>		11.6		
THD	Total harmonic distortion	Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone		-65		dB
		V <sub>DDS</sub> as reference, 200 kSamples/s, 9.6kHz input tone		-70		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		-72		
SINAD, SNDR	Signal-to-noise and distortion ratio	Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone		60		dB
		V <sub>DDS</sub> as reference, 200 kSamples/s, 9.6kHz input tone		63		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		68		
SFDR	Spurious-free dynamic range	Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone		70		dB
		V <sub>DDS</sub> as reference, 200 kSamples/s, 9.6kHz input tone		73		
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		75		
	Conversion time	Serial conversion, time-to-output, 24MHz clock		50		Clock Cycles
	Current consumption	Internal 4.3V equivalent reference <sup>(2)</sup>		0.42		mA
	Current consumption	V <sub>DDS</sub> as reference		0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1		4.3 <sup>(2)</sup> <sup>(3)</sup>		V
	Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3V) as follows: $V_{\text{ref}} = 4.3\text{V} \times 1408 / 4095$		1.48		V
	Reference voltage	V <sub>DDS</sub> as reference, input voltage scaling enabled		V <sub>DDS</sub>		V
	Reference voltage	V <sub>DDS</sub> as reference, input voltage scaling disabled		V <sub>DDS</sub> / 2.82 <sup>(3)</sup>		V

### 7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics (続き)

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$  and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		MΩ

- (1) Using IEEE Std 1241-2010 for terminology and test methods
- (2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3V
- (3) Applied voltage must be within Absolute Maximum Ratings (see セクション 7.1) at all times
- (4) No missing codes
- (5)  $\text{ADC\_output} = \Sigma(4^n \text{ samples}) \gg n$ ,  $n$  = desired extra bits

### 7.15.2 DAC

#### 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>						
	Resolution			8		Bits
$V_{\text{DDS}}$	Supply voltage	Any load, any $V_{\text{REF}}$ , precharge OFF, DAC charge-pump ON	1.8		3.8	V
		External Load <sup>(4)</sup> , any $V_{\text{REF}}$ , precharge OFF, DAC charge-pump OFF	2.0		3.8	
		Any load, $V_{\text{REF}} = \text{DCOUP}$ , precharge ON	2.6		3.8	
$F_{\text{DAC}}$	Clock frequency	Buffer ON (recommended for external load)	16		250	kHz
		Buffer OFF (internal load)	16		1000	
	Voltage output settling time	$V_{\text{REF}} = V_{\text{DDS}}$ , buffer OFF, internal load		13		1 / $F_{\text{DAC}}$
		$V_{\text{REF}} = V_{\text{DDS}}$ , buffer ON, external capacitive load = 20pF <sup>(3)</sup>		13.8		
	External capacitive load			20	200	pF
	External resistive load		10			MΩ
	Short circuit current				400	μA
$Z_{\text{MAX}}$	Max output impedance $V_{\text{ref}} = V_{\text{DDS}}$ , buffer ON, CLK 250kHz <sup>(5)</sup>	$V_{\text{DDS}} = 3.8\text{V}$ , DAC charge-pump OFF		50.8		kΩ
		$V_{\text{DDS}} = 3.0\text{V}$ , DAC charge-pump ON		51.7		
		$V_{\text{DDS}} = 3.0\text{V}$ , DAC charge-pump OFF		53.2		
		$V_{\text{DDS}} = 2.0\text{V}$ , DAC charge-pump ON		48.7		
		$V_{\text{DDS}} = 2.0\text{V}$ , DAC charge-pump OFF		70.2		
		$V_{\text{DDS}} = 1.8\text{V}$ , DAC charge-pump ON		46.3		
		$V_{\text{DDS}} = 1.8\text{V}$ , DAC charge-pump OFF		88.9		
<b>Internal Load - Continuous Time Comparator / Low Power Clocked Comparator</b>						
DNL	Differential nonlinearity	$V_{\text{REF}} = V_{\text{DDS}}$ , load = Continuous Time Comparator or Low Power Clocked Comparator $F_{\text{DAC}} = 250\text{kHz}$		±1		LSB <sup>(1)</sup>
	Differential nonlinearity	$V_{\text{REF}} = V_{\text{DDS}}$ , load = Continuous Time Comparator or Low Power Clocked Comparator $F_{\text{DAC}} = 16\text{kHz}$		±1.2		
	Offset error <sup>(2)</sup> Load = Continuous Time Comparator	$V_{\text{REF}} = V_{\text{DDS}} = 3.8\text{V}$		±0.64		LSB <sup>(1)</sup>
		$V_{\text{REF}} = V_{\text{DDS}} = 3.0\text{V}$		±0.81		
		$V_{\text{REF}} = V_{\text{DDS}} = 1.8\text{V}$		±1.27		
		$V_{\text{REF}} = \text{DCOUP}$ , precharge ON		±3.43		
		$V_{\text{REF}} = \text{DCOUP}$ , precharge OFF		±2.88		
		$V_{\text{REF}} = \text{ADCREf}$		±2.37		

### 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

$T_c = 25^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Offset error <sup>(2)</sup> Load = Low Power Clocked Comparator	$V_{REF} = V_{DD5} = 3.8\text{V}$			±0.78		LSB <sup>(1)</sup>		
	$V_{REF} = V_{DD5} = 3.0\text{V}$			±0.77				
	$V_{REF} = V_{DD5} = 1.8\text{V}$			±3.46				
	$V_{REF} = \text{DCOUP}, \text{precharge ON}$			±3.44				
	$V_{REF} = \text{DCOUP}, \text{precharge OFF}$			±4.70				
	$V_{REF} = \text{ADCREf}$			±4.11				
Max code output voltage variation <sup>(2)</sup> Load = Continuous Time Comparator	$V_{REF} = V_{DD5} = 3.8\text{V}$			±1.53		LSB <sup>(1)</sup>		
	$V_{REF} = V_{DD5} = 3.0\text{V}$			±1.71				
	$V_{REF} = V_{DD5} = 1.8\text{V}$			±2.10				
	$V_{REF} = \text{DCOUP}, \text{precharge ON}$			±6.00				
	$V_{REF} = \text{DCOUP}, \text{precharge OFF}$			±3.85				
	$V_{REF} = \text{ADCREf}$			±5.84				
Max code output voltage variation <sup>(2)</sup> Load = Low Power Clocked Comparator	$V_{REF} = V_{DD5} = 3.8\text{V}$			±2.92		LSB <sup>(1)</sup>		
	$V_{REF} = V_{DD5} = 3.0\text{V}$			±3.06				
	$V_{REF} = V_{DD5} = 1.8\text{V}$			±3.91				
	$V_{REF} = \text{DCOUP}, \text{precharge ON}$			±7.84				
	$V_{REF} = \text{DCOUP}, \text{precharge OFF}$			±4.06				
	$V_{REF} = \text{ADCREf}$			±6.94				
Output voltage range <sup>(2)</sup> Load = Continuous Time Comparator	$V_{REF} = V_{DD5} = 3.8\text{V}, \text{code } 1$			0.03		V		
	$V_{REF} = V_{DD5} = 3.8\text{V}, \text{code } 255$			3.62				
	$V_{REF} = V_{DD5} = 3.0\text{V}, \text{code } 1$			0.02				
	$V_{REF} = V_{DD5} = 3.0\text{V}, \text{code } 255$			2.86				
	$V_{REF} = V_{DD5} = 1.8\text{V}, \text{code } 1$			0.01				
	$V_{REF} = V_{DD5} = 1.8\text{V}, \text{code } 255$			1.71				
	$V_{REF} = \text{DCOUP}, \text{precharge OFF}, \text{code } 1$			0.01				
	$V_{REF} = \text{DCOUP}, \text{precharge OFF}, \text{code } 255$			1.21				
	$V_{REF} = \text{DCOUP}, \text{precharge ON}, \text{code } 1$			1.27				
	$V_{REF} = \text{DCOUP}, \text{precharge ON}, \text{code } 255$			2.46				
	$V_{REF} = \text{ADCREf}, \text{code } 1$			0.01				
	$V_{REF} = \text{ADCREf}, \text{code } 255$			1.41				
	Output voltage range <sup>(2)</sup> Load = Low Power Clocked Comparator	$V_{REF} = V_{DD5} = 3.8\text{V}, \text{code } 1$			0.03			V
		$V_{REF} = V_{DD5} = 3.8\text{V}, \text{code } 255$			3.61			
$V_{REF} = V_{DD5} = 3.0\text{V}, \text{code } 1$				0.02				
$V_{REF} = V_{DD5} = 3.0\text{V}, \text{code } 255$				2.85				
$V_{REF} = V_{DD5} = 1.8\text{V}, \text{code } 1$				0.01				
$V_{REF} = V_{DD5} = 1.8\text{V}, \text{code } 255$				1.71				
$V_{REF} = \text{DCOUP}, \text{precharge OFF}, \text{code } 1$				0.01				
$V_{REF} = \text{DCOUP}, \text{precharge OFF}, \text{code } 255$				1.21				
$V_{REF} = \text{DCOUP}, \text{precharge ON}, \text{code } 1$				1.27				
$V_{REF} = \text{DCOUP}, \text{precharge ON}, \text{code } 255$				2.46				
$V_{REF} = \text{ADCREf}, \text{code } 1$				0.01				
$V_{REF} = \text{ADCREf}, \text{code } 255$				1.41				
<b>External Load (Keysight 34401A Multimeter)</b>								
INL		Integral nonlinearity	$V_{REF} = V_{DD5}, F_{DAC} = 250\text{kHz}$		±1		LSB <sup>(1)</sup>	
	$V_{REF} = \text{DCOUP}, F_{DAC} = 250\text{kHz}$			±1				
	$V_{REF} = \text{ADCREf}, F_{DAC} = 250\text{kHz}$			±1				
DNL	Differential nonlinearity	$V_{REF} = V_{DD5}, F_{DAC} = 250\text{kHz}$		±1		LSB <sup>(1)</sup>		



### 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

$T_c = 25^\circ\text{C}$ ,  $V_{DD5} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC Offset error		$V_{REF} = V_{DD5} = 3.8\text{V}$		±0.40		LSB <sup>(1)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{V}$		±0.50		
		$V_{REF} = V_{DD5} = 1.8\text{V}$		±0.75		
		$V_{REF} = \text{DCOUPPL}$ , precharge ON		±1.55		
		$V_{REF} = \text{DCOUPPL}$ , precharge OFF		±1.30		
		$V_{REF} = \text{ADCREFL}$		±1.10		
DAC Max code output voltage variation		$V_{REF} = V_{DD5} = 3.8\text{V}$		±1.00		LSB <sup>(1)</sup>
		$V_{REF} = V_{DD5} = 3.0\text{V}$		±1.00		
		$V_{REF} = V_{DD5} = 1.8\text{V}$		±1.00		
		$V_{REF} = \text{DCOUPPL}$ , precharge ON		±3.45		
		$V_{REF} = \text{DCOUPPL}$ , precharge OFF		±2.10		
		$V_{REF} = \text{ADCREFL}$		±1.90		
Output voltage range Load = Low Power Clocked Comparator		$V_{REF} = V_{DD5} = 3.8\text{V}$ , code 1		0.03		V
		$V_{REF} = V_{DD5} = 3.8\text{V}$ , code 255		3.61		
		$V_{REF} = V_{DD5} = 3.0\text{V}$ , code 1		0.02		
		$V_{REF} = V_{DD5} = 3.0\text{V}$ , code 255		2.85		
		$V_{REF} = V_{DD5} = 1.8\text{V}$ , code 1		0.02		
		$V_{REF} = V_{DD5} = 1.8\text{V}$ , code 255		1.71		
		$V_{REF} = \text{DCOUPPL}$ , precharge OFF, code 1		0.02		
		$V_{REF} = \text{DCOUPPL}$ , precharge OFF, code 255		1.20		
		$V_{REF} = \text{DCOUPPL}$ , precharge ON, code 1		1.27		
		$V_{REF} = \text{DCOUPPL}$ , precharge ON, code 255		2.46		
		$V_{REF} = \text{ADCREFL}$ , code 1		0.02		
		$V_{REF} = \text{ADCREFL}$ , code 255		1.42		

(1) 1 LSB ( $V_{REF} 3.8\text{V}/3.0\text{V}/1.8\text{V}/\text{DCOUPPL}/\text{ADCREFL}$ ) = 14.10mV/11.13mV/6.68mV/4.67mV/5.48mV

(2) Includes comparator offset

(3) A load > 20pF will increase the settling time

(4) Keysight 34401A Multimeter

(5) When using lower levels of  $V_{DD5}$  with the charge pump OFF, care must be taken to adapt the surrounding circuit to the increase in impedance.

### 7.15.3 Temperature and Battery Monitor

#### 7.15.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		$^\circ\text{C}$
Accuracy	$-40^\circ\text{C}$ to $0^\circ\text{C}$		$\pm 4.0$		$^\circ\text{C}$
Accuracy	$0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 2.5$		$^\circ\text{C}$
Supply voltage coefficient <sup>(1)</sup>			3.6		$^\circ\text{C}/\text{V}$

(1) The temperature sensor is automatically compensated for  $V_{\text{DDS}}$  variation when using the TI-provided driver.

#### 7.15.3.2 Battery Monitor

Measured on a Texas Instruments reference design with  $T_c = 25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	$V_{\text{DDS}} = 3.0\text{V}$		22.5		mV
Offset error			-32		mV
Gain error			-1		%

## 7.15.4 Comparators

### 7.15.4.1 Low-Power Clocked Comparator

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DDS}}$	V
Clock frequency			SCLK_LF		
Internal reference voltage <sup>(1)</sup>	Using internal DAC with $V_{\text{DDS}}$ as reference voltage, DAC code = 0 - 255		0.024 - 2.865		V
Offset	Measured at $V_{\text{DDS}} / 2$ , includes error from internal DAC		$\pm 5$		mV
Decision time	Step from $-50\text{mV}$ to $50\text{mV}$		1		Clock Cycle

- (1) The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See [セクション 7.15.2.1](#)

### 7.15.4.2 Continuous Time Comparator

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		$V_{\text{DDS}}$	V
Offset	Measured at $V_{\text{DDS}} / 2$		$\pm 5$		mV
Decision time	Step from $-10\text{mV}$ to $10\text{mV}$		0.78		$\mu\text{s}$
Current consumption	Internal reference		8.6		$\mu\text{A}$

- (1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

## 7.15.5 Current Source

### 7.15.5.1 Programmable Current Source

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range (logarithmic range)			0.25 - 20		$\mu\text{A}$
Resolution			0.25		$\mu\text{A}$

## 7.15.6 GPIO


### 7.15.6.1 GPIO DC Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 1.8V</b>					
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		1.56		V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.24		V
GPIO VOH at 4 mA load	IOCURR = 1		1.59		V
GPIO VOL at 4 mA load	IOCURR = 1		0.21		V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0V		73		μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDD5		19		μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.08		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		0.73		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.35		V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.0V</b>					
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		2.59		V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.42		V
GPIO VOH at 4 mA load	IOCURR = 1		2.63		V
GPIO VOL at 4 mA load	IOCURR = 1		0.40		V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.8V</b>					
GPIO pullup current	Input mode, pullup enabled, Vpad = 0V		282		μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDD5		110		μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1		1.97		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0		1.55		V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points		0.42		V
<b>T<sub>A</sub> = 25°C</b>					
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V <sub>DD5</sub>			V
VIL	Highest GPIO input voltage reliably interpreted as a <i>Low</i>		0.2*V <sub>DD5</sub>		V


## 7.16 Typical Characteristics

All measurements in this section are done with T<sub>c</sub> = 25°C and V<sub>DD5</sub> = 3.0V, unless otherwise noted. See *Recommended Operating Conditions* for device limits. Values exceeding these limits are for reference only.

### 7.16.1 MCU Current




**7-4. Active Mode (MCU) Current vs. Supply Voltage (VDD5)**




**7-5. Standby Mode (MCU) Current vs. Temperature**

### 7.16.2 RX Current




☒ 7-6. RX Current vs. Temperature (BLE 1Mbps, 2.44GHz)




☒ 7-7. RX Current vs. Supply Voltage (VDDS) (BLE 1Mbps, 2.44GHz)


### 7.16.3 TX Current




7-8. TX Current vs. Temperature (BLE 1Mbps, 2.44GHz, 0dBm)




7-9. TX Current vs. Temperature (BLE 1Mbps, 2.44GHz, VDD5 = 3.3V)




7-10. TX Current vs. Temperature (250kbps, 2.44GHz, +10dBm PA)



7-11. TX Current vs. Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, 0dBm)



7-12. TX Current vs. Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, +20dBm PA)



7-13. TX Current vs. Supply Voltage (VDD5) (250kbps, 2.44GHz, +10dBm PA)


表 7-1 shows typical TX current and output power for different output power settings.

**表 7-1. Typical TX Current and Output Power**


CC2652P at 2.4GHz, VDD5 = 3.0V (Measured on CC1352PEM-XD7793-XD24-PA24)			
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
0x7217	5	3.1	8.7
0x4E63	4	1.8	8.2
0x385D	3	0.5	7.7
0x3259	2	-0.7	7.3
0x2856	1	-1.8	6.9
0x2853	0	-3.1	6.6
0x12D6	-5	-7.7	5.8
0x0ACF	-10	-12.6	5.3
0x06CA	-15	-17.9	4.9
0x04C6	-20	-23.6	4.7




7.16.4 RX Performance




7-14. Sensitivity vs. Frequency (BLE 1Mbps, 2.44GHz)




7-15. Sensitivity vs. Frequency (IEEE 802.15.4-2006, 250 kbps, OQPSK DSSS 1:8, 2.44GHz)




7-16. Sensitivity vs. Temperature (BLE 1Mbps, 2.44GHz)




7-17. Sensitivity vs. Temperature (IEEE 802.15.4-2006, 250 kbps, OQPSK DSSS 1:8, 2.44GHz)




7-18. Sensitivity vs. Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz)




7-19. Sensitivity vs. Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, DCDC Off)




7.16.5 TX Performance




7-21. Output Power vs. Temperature (BLE 1Mbps, 2.44GHz, 0dBm)




7-22. Output Power vs. Temperature (BLE 1Mbps, 2.44GHz, +5dBm)




7-23. Output Power vs. Temperature (BLE 1Mbps, 2.44GHz, +20dBm PA)









7-24. Output Power vs. Temperature (IEEE 802.15.4-2006, 250 kbps, OQPSK DSSS 1:8, 2.44GHz, +10dBm PA)







7-25. Output Power vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44GHz, 0dBm)





7-26. Output Power vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44GHz, +5dBm)



### 7.16.6 ADC Performance





## 8 Detailed Description

### 8.1 Overview

セクション 4 shows the core modules of the CC2652P device.

### 8.2 System CPU

The CC2652P SimpleLink™ Wireless MCU contains an Arm® Cortex®-M4F system CPU, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Memory Protection Unit (MPU) for safety-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8kB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48MHz operation
- 1.25 DMIPS per MHz

## 8.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

Multiprotocol solutions are enabled through time-sliced access of the radio, handled transparently for the application through the TI-provided RF driver and dual-mode manager.

A Packet Traffic Arbitrator (PTA) scheme is available for the managed coexistence of BLE and a co-located 2.4GHz radio. This is based on 802.15.2 recommendations and common industry standards. The 3-wire coexistence interface has multiple modes of operation, encompassing different use cases and number of lines used for signaling. The radio acting as a slave is able to request access to the 2.4GHz ISM band, and the master to grant it. Information about the request priority and TX or RX operation can also be conveyed.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

### 8.3.1 Bluetooth 5.2 Low Energy

The RF Core offers full support for Bluetooth 5.2 Low Energy, including the high-speed 2Mbps physical layer and the 500kbps and 125kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.2 stack or through a high-level Bluetooth API. The Bluetooth 5.2 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.2 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.2 enables fast, reliable firmware updates.

### 8.3.2 802.15.4 (Thread, Zigbee, 6LoWPAN)

Through a dedicated IEEE radio API, the RF Core supports the 2.4GHz IEEE 802.15.4-2011 physical layer (2 Mcps per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

## 8.4 Memory

Up to 352kB nonvolatile (Flash) memory provides storage for code and data. The flash memory is in-system programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the `ccfg.c` source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to five 16kB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by



default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8kB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4kB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.

## 8.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- Flexibility—Data can be read and processed in unlimited manners while still [ensuring ultra-low power](#) .
- 2MHz low-power mode enables lowest possible handling of digital sensors.
- Dynamic reuse of hardware resources
- 40-bit accumulator supporting multiplication, addition and shift
- Observability and debugging options

[Sensor Controller Studio](#) is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive sensing.
- The ADC is a 12-bit, 200 ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.

- The analog modules can connect to up to eight different GPIOs.
- Dedicated SPI master with up to 6MHz clock speed

The peripherals in the Sensor Controller can also be controlled from the main application processor.

## 8.6 Cryptography

The CC2652P device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- **True Random Number Generator (TRNG)** module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- **Secure Hash Algorithm 2 (SHA-2)** with support for SHA224, SHA256, SHA384, and SHA512
- **Advanced Encryption Standard (AES)** with 128 and 256 bit key lengths
- **Public Key Accelerator** - Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits and RSA key pair generation up to 1024 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

- **Key Agreement Schemes**
  - Elliptic curve Diffie–Hellman with static or ephemeral keys (ECDH and ECDHE)
  - Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)
- **Signature Generation**
  - Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- **Curve Support**
  - Short Weierstrass form (full hardware support), such as:
    - NIST-P224, NIST-P256, NIST-P384, NIST-P521
    - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
    - secp256r1
  - Montgomery form (hardware support for multiplication), such as:
    - Curve25519
- **SHA2 based MACs**
  - HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
  - AESCCM
  - AESGCM
  - AESECB
  - AESCBC
  - AESCBC-MAC
- **True random number generation**

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, can also be implemented using the provided hardware accelerators but are not part of the TI SimpleLink SDK for the CC2652P device.

## 8.7 Timers

A large selection of timers are available as part of the CC2652P device. These timers are:

- **Real-Time Clock (RTC)**

A 70-bit 3-channel timer running on the 32kHz low frequency system clock (SCLK\_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with frequency different from 32.768kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

- **General Purpose Timers (GPTIMER)**

The four flexible GPTIMERS can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERS are available in Active and Idle power modes.

- **Sensor Controller Timers**

The Sensor Controller contains 3 timers:

AUX Timer 0 and 1 are 16-bit timers with a  $2^N$  prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24MHz, 2MHz or 32kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

- **Radio Timer**

A multichannel 32-bit timer running at 4MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48MHz high frequency crystal is the source of SCLK\_HF.

- **Watchdog timer**

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.

## 8.8 Serial Peripherals and I/O

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI master and slave up to 4MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baud-rate generation up to a maximum of 3Mbps.

The I<sup>2</sup>S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I<sup>2</sup>C interface is also used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100kHz and 400kHz operation, and can serve as both master and slave.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in [セクション 6](#). All digital peripherals can be connected to any digital pin on the device.

For more information, see the [CC13x2, CC26x2 SimpleLink™ Wireless MCU Technical Reference Manual](#).

## 8.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2652P device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

## 8.10 $\mu$ DMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the  $\mu$ DMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- Ping-pong mode for continuous streaming of data

## 8.11 Debug

The debug subsystem implements two IEEE standards for debug and test purposes:

IEEE 1149.7 Class 4: Reduced-pin and Enhanced-functionality Test Access port and Boundary-scan Architecture. This is known by the acronym cJTAG (compact JTAG) and this device uses only two pins to communicate to the target: TMS (JTAG\_TMSC) and TCK (JTAG\_TCKC). This is the default mode of operation

IEEE standard 1149.1: Test Access Port and Boundary Scan Architecture Test Access Port (TAP). This standard is known by the acronym JTAG and this device uses four pins to communicate to the target: TMS (JTAG\_TMSC), TCK (JTAG\_TCKC), TDI (JTAG\_TDI) and TDO (JTAG\_TDO).

The debug subsystem also implements a user-configurable firewall to control unauthorized access to debug/test ports.

Also featured is **EnergyTrace/EnergyTrace++**. This technology implements an improved method for measuring MCU current consumption, which features a very high dynamic range (from sub- $\mu$ A to hundreds of mA), high sample rate (up to 256 kSamples/s) and the ability to track the CPU and peripheral power states.

Two modes of operation can be configured. **EnergyTrace** measures the overall MCU current consumption and allows maximum accuracy and speed to track ultra low-power states as well as the fast power transitions during radio transmission and reception. **EnergyTrace++** tracks the various power states of both the CPU and its Peripherals as well as the system clocks, allowing a close monitoring of the overall device activity.

## 8.12 Power Management

To minimize power consumption, the CC2652P supports a number of power modes and power management features (see 表 8-1).

**表 8-1. Power Modes**

MODE	SOFTWARE CONFIGURABLE POWER MODES				RESET PIN HELD
	ACTIVE	IDLE	STANDBY	SHUTDOWN	
CPU	Active	Off	Off	Off	Off
Flash	On	Available	Off	Off	Off
SRAM	On	On	Retention	Off	Off
Supply System	On	On	Duty Cycled	Off	Off
Register and CPU retention	Full	Full	Partial	No	No
SRAM retention	Full	Full	Full	No	No
48MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off
2MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off
32kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off
Peripherals	Available	Available	Off	Off	Off
Sensor Controller	Available	Available	Available	Off	Off
Wake-up on RTC	Available	Available	Available	Off	Off
Wake-up on pin edge	Available	Available	Available	Available	Off
Wake-up on reset pin	On	On	On	On	On
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off
Power-on reset (POR)	On	On	On	Off	Off
Watchdog timer (WDT)	Available	Available	Paused	Off	Off

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see 表 8-1).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin

defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The [Sensor Controller Studio](#) tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

---

#### 注

The power, RF and clock management for the CC2652P device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2652P software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete [SDK](#) with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.

---

### 8.13 Clock Systems

The CC2652P device has several internal system clocks.

The 48MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48MHz RC Oscillator (RCOSC\_HF) or an external 48MHz crystal (XOSC\_HF). Radio operation requires an external 48MHz crystal.

SCLK\_MF is an internal 2MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2MHz RC Oscillator (RCOSC\_MF).

SCLK\_LF is the 32.768kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8kHz RC Oscillator (RCOSC\_LF), a 32.768kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

### 8.14 Network Processor

Depending on the product configuration, the CC2652P device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

## 9 Application, Implementation, and Layout

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

For general design guidelines and hardware configuration guidelines, refer to the [CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report](#).

For optimum RF performance, especially when using the high-power PA, it is important to accurately follow the reference design with respect to component values and layout. Failure to do so may lead to reduced RF performance due to balun mismatch. The amplitude- and phase balance through the balun must be <1 dB and <6 degrees, respectively.

PCB stack-up is also critical for proper operation. The CC1352P EVMs and characterization boards are using a finished thickness between the top layer (RF signals) and layer 2 (ground plane) of 175 µm. It is very important to use the same substrate thickness, or slightly thicker, in an end product implementing the CC2652P device.

### 9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC2652P device.

Special attention must be paid to RF component placement, decoupling capacitors, and DCDC regulator components, as well as ground connections for all of these.

All the CC1352P device reference designs are also applicable to the CC2652P device by simply disregarding the Sub-1GHz RF circuitry. For the CC2652P device, pins 3 and 4 must be left unconnected.

The high-power PA requires a specific RF matching for optimum current efficiency at 10dBm output power (2.4GHz). Refer to the application note [Optimizing the SimpleLink CC1352P for Coin Cell Operation at 10dBm Output Power](#) for details.

Integrated matched filter-balun devices can be used both at Sub-1GHz frequencies and at 2.4GHz for the low-power RF outputs. Refer to the "Integrated Passive Component" section in [CC13xx/CC26xx Hardware Configuration and PCB Design Considerations](#) for further information.

[CC1352PEM-XD7793-XD24-PA24 Design Files](#) The CC1352PEM-XD7793-XD24-PA24 reference design provides schematic, layout, and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 2.4GHz on the high-power PA output.

For the CC2652P device, the Sub-1GHz RF circuitry can be disregarded.

[LAUNCHXL-CC1352P-2 Design Files](#) Detailed schematics and layouts for the multiband CC1352P LaunchPad evaluation board featuring 2.4GHz RF matching on the 20dBm PA output and up to 14dBm TX power at 868/915MHz.

For CC2652P, the Sub-1GHz RF circuitry can be disregarded.

[Sub-1GHz and 2.4GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag](#) The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169MHz to 2.4GHz, including:

- PCB antennas
- Helical antennas
- Chip antennas
- Dual-band antennas for 868MHz and 915MHz combined with 2.4GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad development kits and SensorTags.

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

### 10.1 Tools and Software

The CC2652P device is supported by a variety of software and hardware development tools.

#### Development Kit

##### [CC1352P-2 LaunchPad™ Development Kit](#)

The CC1352P-2 LaunchPad™ Development Kit enables the development of high-performance wireless applications in the 863MHz – 930MHz and 2.4GHz frequency bands that benefit from low-power operation. The kit features the CC1352P multiband and multiprotocol SimpleLink Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, displays, and more. The built-in EnergyTrace™ software is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low power consumption.

The RF configuration of the LaunchPad enables up to +14dBm output power for 863MHz – 930MHz and +20dBm output power for 2.4GHz.

##### [TMDSEMU110-U Debug Probe](#)

The TMDSEMU110-U Debug Probe enables the development of high-performance wireless applications in the entire family of SimpleLink LaunchPad™ development boards. Featuring a convenient enclosure, which grants the proper mechanical robustness for field and production environments, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel and four GPIOs for maximum debugging flexibility. In addition, the expansion connector allows using the [TMDSEMU110-ETH](#) add-on (sold separately), which adds the full-featured XDS110 EnergyTrace™ technology with variable supply voltage from 1.8V to 3.6V and up to 800mA of supply current. The XDS110 EnergyTrace™ technology is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

#### Software

##### [SimpleLink™ LOWPOWER F2 SDK](#)

The SimpleLink LOWPOWER F2 Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC2652P device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.2
- Thread (based on OpenThread)
- Zigbee 3.0
- TI 15.4-Stack—an IEEE 802.15.4-based star networking solution for Sub-1GHz and 2.4GHz
- EasyLink—a large set of building blocks for building proprietary RF software stacks
- Multiprotocol support—concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)

The SimpleLink LOWPOWER F2 SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit <https://www.ti.com/simplelink>.



## Development Tools

### Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace™ software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

### Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and build CCS and Energia™ projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud.

### IAR Embedded Workbench® for Arm®

IAR Embedded Workbench® is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet™, and Segger J-Link™. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32kB size-limited version is available through [iar.com](http://iar.com).

### SmartRF™ Studio

SmartRF™ Studio is a Windows® application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for the generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests—send and receive packets between nodes
- Antenna and radiation tests—set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

### Sensor Controller Studio

Sensor Controller Studio is used to write, test and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:

- Ready-to-use examples for several common use cases

- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

### CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

## 10.1.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on [ti.com/simplelink](http://ti.com/simplelink).

## 10.2 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on [ti.com/product/CC2652P](http://ti.com/product/CC2652P). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

### TI Resource Explorer

#### TI Resource Explorer

Software examples, libraries, executables, and documentation are available for your device and development board.

### Errata

#### CC2652P Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

### Application Reports

All application reports for the CC2652P device are found on the device product folder at: [ti.com/product/CC2652P/technicaldocuments](http://ti.com/product/CC2652P/technicaldocuments).

### Technical Reference Manual (TRM)

#### CC13x2, CC26x2 SimpleLink™ Wireless MCU TRM

The TRM provides a detailed description of all modules and peripherals available in the device family.

## 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

## 10.4 Trademarks

SimpleLink™, SmartRF™, LaunchPad™, EnergyTrace™, Code Composer Studio™, and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

I-jet™ is a trademark of IAR Systems AB.

J-Link™ is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm®, Cortex®, and Arm Thumb® are registered trademarks of Arm Limited (or its subsidiaries).

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium.

Bluetooth® is a registered trademark of Bluetooth SIG Inc.

Zigbee® is a registered trademark of Zigbee Alliance Inc.

are registered trademarks of Arm Limited.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

すべての商標は、それぞれの所有者に帰属します。

## 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.6 用語集

### テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (February 2021) to Revision C (April 2024)	Page
• セクション 1 のシャットダウン電流の値を変更.....	1
• Changed "terminal" to "pin".....	6
• Updated Operating junction temperature range.....	9
• Updated Radio TX Current.....	11
• Updated MCU, Reset to Active Timing.....	18
• Updated MCU, Shutdown to Active Timing.....	18
• Updated DAC Offset error.....	23
• Updated DAC Max code output voltage variation.....	23
• Added LAUNCHXL-CC1352P-2 Design Files to セクション 9.1 .....	47

### Changes from April 24, 2020 to February 12, 2021 (from Revision A (April 2020) to Revision B (February 2021))

Changes from April 24, 2020 to February 12, 2021 (from Revision A (April 2020) to Revision B (February 2021))	Page
• ドキュメント全体を通して Bluetooth 5.2 に更新.....	1
• セクション 1 の「特長」で「無線」セクションのリストに 3 線、2 線、1 線 PTA 共存メカニズムを追加.....	1
• セクション 1 の「特長」で「ワイヤレス プロトコル」リストの項目から Wi-SUN を削除.....	1
• Changed the test condition to "Zero cycles" for the Flash sector erase time parameter in セクション 7.7, <i>Nonvolatile (Flash) Memory Characteristics</i> .....	9
• Changed the test condition to 85°C for the Flash retention parameter in セクション 7.7, <i>Nonvolatile (Flash) Memory Characteristics</i> .....	9
• Changed the frequency of the input tone for 14-bit and 15-bit mode in セクション 7.15.1.1 .....	22
• Changed the test condition for the Accuracy parameter to 85°C in セクション 7.15.3.1, <i>Temperature Sensor</i> .....	26
• Added information on SRAM parity .....	40
• Added the paragraph that begins "Integrated matched filter-balun devices can be used..." in セクション 9.1, <i>Reference Designs</i> .....	47

## 12 Mechanical, Packaging, and Orderable Information

### 12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2652P1FRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2652 P1F	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2652P1FRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC2652P1FRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2652P1FRGZR	VQFN	RGZ	48	2500	336.6	336.6	31.8
CC2652P1FRGZR	VQFN	RGZ	48	2500	367.0	367.0	35.0


## GENERIC PACKAGE VIEW

**RGZ 48**

**VQFN - 1 mm max height**


7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224671/A



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGZ0048A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated