

# CDx4HC4094、CD74HCT4094 高速 CMOS ロジック 8 段シフトおよびストア・バス・レジスタ、3 ステート

## 1 特長

- バッファ付き入力
- カスケード接続のため、正と負のクロック・エッジに同期する個別のシリアル出力
- ファンアウト (全温度範囲にわたって)
  - 標準出力: 10 個の LSTTL 負荷
  - バス・ドライバ出力: 15 個の LSTTL 負荷
- 広い動作電圧範囲:  $-55^{\circ}\text{C} \sim 125^{\circ}\text{C}$
- 平衡のとれた伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
  - 2V~6V で動作
  - 優れたノイズ耐性:  $V_{\text{CC}}$  に対して  $N_{\text{IL}} = 30\%$ 、 $N_{\text{IH}} = 30\%$  ( $V_{\text{CC}} = 5\text{V}$  時)
- HCT タイプ
  - 4.5V~5.5V で動作
  - LSTTL 入力ロジックと直接互換、 $V_{\text{IL}} = 0.8\text{V}$  (最大値)、 $V_{\text{IH}} = 2\text{V}$  (最小値)
  - CMOS 入力互換、 $V_{\text{OL}}$ 、 $V_{\text{OH}}$  で  $I_{\text{I}} \leq 1\mu\text{A}$


## 2 説明

CDx4HC4094 および CD74HCT4094 は、8 段のシリアル・シフト・レジスタで、シリアル入力からパラレル・バッファ付きトライステート出力へのストロブ・データ用として各段にストレージ・ラッチを備えています。パラレル出力は、共通のバス・ラインに直接接続できます。正のクロック遷移時にデータがシフトされます。シフト・レジスタの各ステージのデータは、ストロブ入力が高レベルのときにストレージ・レジスタへ転送されます。ストレージ・レジスタのデータは、出力イネーブル信号が高レベルのとき、常に出力に現れません。

### デバイス情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
CD54HC4094F3A	CDIP (16)	24.38mm × 6.92mm
CD74HC4094M	SOIC (16)	9.90mm × 3.90mm
CD74HC4094E	PDIP (16)	19.31mm × 6.35mm
CD74HC4094NSR	SO (16)	6.20mm × 5.30mm
CD74HC4094PW	TSSOP (16)	5.00mm × 4.40mm
CD74HCT4094M	SOIC (16)	9.90mm × 3.90mm
CD74HCT4094E	PDIP (16)	19.31mm × 6.35mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



機能ブロック図




## Table of Contents

<b>1 特長</b> .....	1	7.2 Functional Block Diagram.....	10
<b>2 説明</b> .....	1	7.3 Device Functional Modes.....	11
<b>3 Revision History</b> .....	2	<b>8 Power Supply Recommendations</b> .....	12
<b>4 Pin Configuration and Functions</b> .....	3	<b>9 Layout</b> .....	12
<b>5 Specifications</b> .....	4	9.1 Layout Guidelines.....	12
5.1 Absolute Maximum Ratings.....	4	<b>10 Device and Documentation Support</b> .....	13
5.2 Recommended Operating Conditions.....	4	10.1 Documentation Support.....	13
5.3 Thermal Information.....	4	10.2 Receiving Notification of Documentation Updates..	13
5.4 Electrical Characteristics.....	5	10.3 サポート・リソース.....	13
5.5 Prerequisite for Switching Characteristics.....	6	10.4 Trademarks.....	13
5.6 Switching Characteristics.....	7	10.5 Electrostatic Discharge Caution.....	13
<b>6 Parameter Measurement Information</b> .....	9	10.6 Glossary.....	13
<b>7 Detailed Description</b> .....	10	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	13
7.1 Overview.....	10		

## 3 Revision History

Changes from Revision E (December 2010) to Revision F (March 2022)	Page
• 最新のデータシート規格を反映するように、文書全体にわたって表、図、相互参照の採番方法を更新.....	1

## 4 Pin Configuration and Functions



**J, N, D, NS, or PW package**  
**16-Pin CDIP, PDIP, SOIC, SO, or TSSOP**  
**Top View**

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
I <sub>IK</sub>	Input diode current	For V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V		±20 mA
I <sub>OK</sub>	Output diode current	For V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V		±20 mA
I <sub>O</sub>	Output source or sink current per output pin	For V <sub>O</sub> > -0.5 V or V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±25 mA
	Continuous current through V <sub>CC</sub> or GND		±50	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
	Maximum lead temperature (Soldering 10s) (SOIC - lead tips only)		300	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	HC types		6	V
		HCT types	4.5	5.5	
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage	0		V <sub>CC</sub>	V
t <sub>t</sub>	Input rise and fall time	2 V		1000	ns
		4.5 V		500	
		6 V		400	
T <sub>A</sub>	Temperature range	-55		125	°C

### 5.3 Thermal Information

THERMAL METRIC		N (PDIP)	D (SOIC) <sup>(2)</sup>	NS (SOP)	PW (TSSOP)	UNIT
		PINS	PINS	PINS	PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	67	73	64	108	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.  
 (2) Lead tips only

## 5.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	25°C			–40°C to 85°C		–55°C to 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>											
V <sub>IH</sub>	High-level input voltage		2	1.5		1.5		1.5		V	
			4.5	3.15		3.15		3.15		V	
			6	4.2		4.2		4.2		V	
V <sub>IL</sub>	Low-level input voltage		2		0.5		0.5		0.5	V	
			4.5		1.35		1.35		1.35	V	
			6		1.8		1.8		1.8	V	
V <sub>OH</sub>	High-level output voltage CMOS loads	I <sub>OH</sub> = –20μA	2	1.9		1.9		1.9		V	
		I <sub>OH</sub> = –20μA	4.5	4.4		4.4		4.4		V	
		I <sub>OH</sub> = –20μA	6	5.9		5.9		5.9		V	
	High-level output voltage TTL loads	I <sub>OH</sub> = –6mA	4.5	3.98		3.84		3.7		V	
		I <sub>OH</sub> = –7.8mA	6	5.48		5.34		5.2		V	
V <sub>OL</sub>	Low-level output voltage CMOS loads	I <sub>OL</sub> = 20μA	2		0.1		0.1		0.1	V	
		I <sub>OL</sub> = 20μA	4.5		0.1		0.1		0.1	V	
		I <sub>OL</sub> = 20μA	6		0.1		0.1		0.1	V	
	Low-level output voltage TTL loads	I <sub>OL</sub> = 6mA	4.5		0.26		0.33		0.4	V	
		I <sub>OL</sub> = 7.8mA	6		0.26		0.33		0.4	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> or GND	6		±0.1		±1		±1	μA	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> or GND	6		8		80		160	μA	
<b>HCT TYPES</b>											
V <sub>IH</sub>	High-level input voltage		4.5 to 5.5	2		2		2		V	
V <sub>IL</sub>	Low-level input voltage		4.5 to 5.5		0.8		0.8		0.8	V	
V <sub>OH</sub>	High-level output voltage CMOS loads	I <sub>OH</sub> = –20μA	4.5	4.4		4.4		4.4		V	
	High-level output voltage TTL loads	I <sub>OH</sub> = –6mA	4.5	3.98		3.84		3.7		V	
V <sub>OL</sub>	Low-level output voltage CMOS loads	I <sub>OL</sub> = 20μA	4.5		0.1		0.1		0.1	V	
	Low-level output voltage TTL loads	I <sub>OL</sub> = 6mA	4.5		0.26		0.33		0.4	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> and GND	5.5		±0.1		±1		±1	μA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> and GND	5.5		8		80		160	μA	
ΔI <sub>CC</sub> <sup>(1) (3)</sup>	Additional quiescent device current per input pin: 1 unit load	D	4.5 to 5.5		40	144		180		196	μA
		CP, OE	4.5 to 5.5		150	540		675		735	μA
		STR	4.5 to 5.5		100	360		450		490	μA

(1) For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

(2) V<sub>I</sub> = V<sub>IH</sub> or V<sub>IL</sub>, unless otherwise noted.

(3) Inputs held at V<sub>CC</sub> – 2.1.

## 5.5 Prerequisite for Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		V <sub>CC</sub> (V)	25°C		–40 to 85°C		–55 to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>									
t <sub>W</sub>	CP pulse duration	2	80	100	120	ns			
		4.5	16	20	24				
		6	14	17	20				
t <sub>WH</sub>	STR pulse duration	2	80	100	120	ns			
		4.5	16	20	24				
		6	14	17	20				
t <sub>SU</sub>	Data set-up time	2	50	65	75	ns			
		4.5	10	13	15				
		6	9	11	13				
t <sub>H</sub>	Data hold time	2	3	3	3	ns			
		4.5	3	3	3				
		6	3	3	3				
t <sub>SU</sub>	STR set-up time	2	100	125	150	ns			
		4.5	20	25	30				
		6	17	21	26				
t <sub>H</sub>	STR hold time	2	0	0	0	ns			
		4.5	0	0	0				
		6	0	0	0				
f <sub>CL (MAX)</sub>	Maximum CP frequency	2	6	5	4	MHz			
		4.5	30	24	20				
		6	35	28	24				
<b>HCT TYPES</b>									
t <sub>W</sub>	CP pulse duration	4.5	16	20	24	ns			
t <sub>WH</sub>	STR pulse duration	4.5	16	20	24	ns			
t <sub>SU</sub>	Data set-up time	4.5	10	13	15	ns			
t <sub>H</sub>	Data hold time	4.5	4	4	4	ns			
t <sub>SU</sub>	STR set-up time	4.5	20	25	30	ns			
t <sub>H</sub>	STR hold time	4.5	0	0	0	ns			
f <sub>CL (MAX)</sub>	Maximum CP frequency	4.5	30	24	20	MHz			

## 5.6 Switching Characteristics

Input  $t_r$ ,  $t_f$  = 6 ns. Unless otherwise specified, CL = 50pF [Parameter Measurement Information](#)

PARAMETER		V <sub>CC</sub> (V)	25°C			–40 to 85°C		–55 to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>										
t <sub>pd</sub>	Propagation delay time CP to QS <sub>1</sub>	2		150		190		225	ns	
		4.5		12 <sup>(3)</sup>	30		38	45		
		6		26		33		38		
t <sub>pd</sub>	CP to QS <sub>2</sub>	2		135		170		205	ns	
		4.5		11 <sup>(3)</sup>	27		34	41		
		6		23		29		35		
t <sub>pd</sub>	CP to Q <sub>n</sub>	2		195		245		295	ns	
		4.5		16 <sup>(3)</sup>	39		49	59		
		6		33		42		50		
t <sub>t</sub>	STR to Q <sub>n</sub>	2		180		225		270	ns	
		4.5		36		45		54		
		6		31		38		46		
t <sub>PZH</sub> , t <sub>PZL</sub>	Output enable to Q <sub>n</sub>	2		175		220		265	ns	
		4.5		35		44		53		
		6		30		37		45		
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output disable to Q <sub>n</sub>	2		125		155		190	ns	
		4.5		25		31		38		
		6		21		26		32		
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	2		75		95		110	ns	
		4.5		15		19		22		
		6		13		16		19		
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output disabling time	5		10 <sup>(3)</sup>					ns	
f <sub>MAX</sub>	Maximum CP frequency	5		60 <sup>(3)</sup>					MHz	
C <sub>IN</sub>	Input capacitance			10		10		10	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1), (2)</sup>	5		90 <sup>(3)</sup>					pF	
C <sub>O</sub>	Tri-state output capacitance			15		15		15	pF	
<b>HCT TYPES</b>										
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time CP to QS <sub>1</sub>	4.5		16 <sup>(3)</sup>	39					ns
	CP to QS <sub>2</sub>	4.5		15 <sup>(3)</sup>	36					ns
	CP to Q <sub>n</sub>	4.5		18 <sup>(3)</sup>	43					ns
	STR to Q <sub>n</sub>	4.5			39					ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output enable to Q <sub>n</sub>	4.5		35						ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output disable to Q <sub>n</sub>	4.5		35						ns
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5		15						ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output disabling time	5		14 <sup>(3)</sup>						ns
f <sub>MAX</sub>	Maximum CP frequency	5		60 <sup>(3)</sup>						MHz
C <sub>IN</sub>	Input capacitance			10		10		10		pF

Input  $t_r$ ,  $t_f$  = 6 ns. Unless otherwise specified,  $C_L$  = 50pF [Parameter Measurement Information](#)

PARAMETER		V <sub>CC</sub> (V)	25°C			-40 to 85°C		-55 to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> , (2)	5	110 <sup>(3)</sup>							pF
C <sub>O</sub>	Tri-state output capacitance		15			15		15		pF

(1) C<sub>PD</sub> is used to determine the dynamic power consumption, per register.

(2)  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input frequency,  $C_L$  = Output load capacitance,  $V_{CC}$  = Supply voltage.


(3) Typical value tested at 5V,  $C_L$  = 15pF




## 6 Parameter Measurement Information

$t_{PD}$  is the maximum between  $t_{PLH}$  and  $t_{PHL}$


$t_t$  is the maximum between  $t_{TLH}$  and  $t_{THL}$




6-1. HC and HCT transition times and propagation delay times, combination logic




6-2. HCT transition times and propagation delay times, combination logic



6-3. HC three-state propagation delay waveform



6-4. HCT three-state propagation delay waveform



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

6-5. HC and HCT three-state propagation delay test circuit


## 7 Detailed Description

### 7.1 Overview

The CDx4HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered tri-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the QS<sub>1</sub> serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS<sub>2</sub> terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

### 7.2 Functional Block Diagram



### 7.3 Device Functional Modes

表 7-1. Truth Table

Inputs <sup>(2)</sup>				Parallel Outputs		Serial Outputs	
CP	OE	STR	D	Q <sub>0</sub>	Q <sub>n</sub>	QS <sub>1</sub> <sup>(1)</sup>	QS <sub>2</sub>
↑	L	X	X	Z	Z	Q <sub>6</sub>	NC
↓	L	X	X	Z	Z	NC	Q <sub>7</sub>
↑	H	L	X	NC	NC	Q <sub>6</sub>	NC
↑	H	H	L	L	Q <sub>n</sub> – 1	Q <sub>6</sub>	NC
↑	H	H	H	H	Q <sub>n</sub> – 1	Q <sub>6</sub>	NC
↓	H	H	H	NC	NC	NC	Q <sub>7</sub>

- (1) At the positive clock edge the information in the seventh register stage is transferred to the eighth register stage and QS<sub>1</sub> output.
- (2) H = High voltage level, L = Low voltage level, X = Don't care, NC = No charge, Z = High-impedance off-state, ↑ = Transition from low-to-high level, ↓ = Transition from high to low.

## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu\text{F}$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu\text{F}$  and 1- $\mu\text{F}$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

#### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

#### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC4094F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4094F3A	<a href="#">Samples</a>
CD74HC4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4094E	<a href="#">Samples</a>
CD74HC4094M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC4094M	
CD74HC4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	<a href="#">Samples</a>
CD74HC4094M96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	<a href="#">Samples</a>
CD74HC4094M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	<a href="#">Samples</a>
CD74HC4094MT	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC4094M	
CD74HC4094NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	<a href="#">Samples</a>
CD74HC4094NSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	<a href="#">Samples</a>
CD74HC4094PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-55 to 125	HJ4094	
CD74HC4094PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HJ4094	<a href="#">Samples</a>
CD74HC4094PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	<a href="#">Samples</a>
CD74HC4094PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	<a href="#">Samples</a>
CD74HCT4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	<a href="#">Samples</a>
CD74HCT4094EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	<a href="#">Samples</a>
CD74HCT4094M	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HCT4094M	
CD74HCT4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HCT4094M	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF CD54HC4094, CD74HC4094 :**

● Catalog : [CD74HC4094](#)

● Military : [CD54HC4094](#)

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

● Military - QML certified for Military and Defense Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094NSR	SO	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
CD74HC4094NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4094M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC4094M96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD74HC4094M96G4	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4094NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4094NSR	SO	NS	16	2000	356.0	356.0	35.0
CD74HC4094PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4094PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HC4094PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
CD74HCT4094M96	SOIC	D	16	2500	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4094EE4	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4211283-4/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002



# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



4220735/A 12/2021

#### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated