


CDCBT1001 1.2V~1.8V クロック・バッファ / レベル・シフタ

1 特長

- クロック周波数範囲: DC~24MHz
- 1.2V~1.8V の LVC MOS クロック・レベル変換:
 - $VDD_{IN} = 1.2V \pm 10\%$
 - $VDD_{OUT} = 1.8V \pm 10\%$
- 低追加ジッタおよび位相ノイズ:
 - 最大 0.8ps 12kHz~5MHz 追加 RMS ジッタ ($f_{out} = 24MHz$)
 - 1kHz オフセット時の最大位相ノイズ: -120dBc/Hz ($f_{out} = 24MHz$)
 - 最大位相ノイズ・フロア: -148dBc/Hz ($f_{out} = 24MHz$, $f_{offset} \geq 1MHz$)
- 立ち上がり / 立ち下がり時間: 5ns 20%~80%
- 伝搬遅延: 10ns
- 低消費電流
- 40°C~85°C の動作温度範囲

2 アプリケーション

- パーソナル・エレクトロニクスにおける FPGA / プロセッサのクロック・バッファリング / レベル・シフタ
- サーバーとアドイン・カードの 1.2V クロック・バッファと レベル・シフタ



ブロック図


3 概要

CDCBT1001 は、1.2V~1.8V のクロック・バッファ / レベル・シフタです。VDD_IN ピンの電源電圧は、入力の LVC MOS クロック・レベルを定義します。VDD_OUT ピンの電源電圧は、出力の LVC MOS クロック・レベルを定義します。VDD_IN = 1.2V ± 10%。VDD_OUT = 1.8V ± 10% 24MHz 時の 12kHz~5MHz の追加 RMS ジッタは 0.8ps 未満です。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ(公称)
CDCBT1001	X2SON (5)	0.80mm × 0.80mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



ピン構成



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

1 特長.....	1	8 Application and Implementation.....	9
2 アプリケーション.....	1	8.1 Application Information.....	9
3 概要.....	1	8.2 Typical Applications.....	9
4 Revision History.....	2	9 Power Supply Recommendations.....	10
5 Pin Configuration and Functions.....	3	10 Layout.....	10
6 Specifications.....	4	10.1 Layout Guidelines.....	10
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	10
6.2 ESD Ratings.....	4	11 Device and Documentation Support.....	11
6.3 Recommended Operating Conditions.....	4	11.1 Documentation Support.....	11
6.4 Thermal Information.....	4	11.2 Receiving Notification of Documentation Updates..	11
6.5 Electrical Characteristics.....	5	11.3 サポート・リソース.....	11
6.6 Typical Characteristics.....	7	11.4 Trademarks.....	11
7 Detailed Description.....	8	11.5 Electrostatic Discharge Caution.....	11
7.1 Overview.....	8	11.6 Glossary.....	11
7.2 Functional Block Diagram.....	8	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	8	Information.....	11
7.4 Device Functional Modes.....	8		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
May 2022	*	Initial Release

5 Pin Configuration and Functions




図 5-1. DPW Package 5-Pin X2SON Transparent Top View

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CLK_IN	1	I	Clock input. LVC MOS input clock is injected into this pin. The acceptable LVC MOS voltage level is defined by VDD_IN.
CLK_OUT	4	O	Clock output. This pin outputs LVC MOS clock. The output LVC MOS voltage level is defined by VDD_OUT
VDD_IN	5	P	Input supply voltage. $1.08 \text{ V} \leq \text{VDD_IN} \leq 1.32 \text{ V}$.
VDD_OUT	2	P	Output supply voltage. $1.62 \text{ V} \leq \text{VDD_OUT} \leq 1.98 \text{ V}$.
GND	3	G	Ground

(1) I = Input, O = Output, P = Power, G = Ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
VDD_IN	VDD_IN supply voltage	-0.5	1.5	V
VDD_OUT	VDD_OUT supply voltage	-0.5	2.25	V
V _I	Input voltage ⁽²⁾	-0.5	1.5	V
V _O	Voltage applied to the output in the high-impedance or power-off state ⁽²⁾	-0.5	2.25	V
	Voltage applied to the output in the high or low state ^{(2) (3)}	-0.5	VDD_OUT + 0.2	V
I _{IK}	Input clamp current, V _I < 0		-50	mA
I _{OK}	Output clamp current, V _O < 0		-50	mA
I _O	Continuous output current	-50	50	mA
	Continuous current through VDD_OUT or GND	-50	50	mA
I _O	Continuous current through VDD_IN	-10	10	mA
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 (3) The output positive-voltage rating may be exceeded up to 2.25 V maximum if the output current ratings are observed.

6.2 ESD Ratings

		VALUE	UNIT	OWNER
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JS-002, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD_IN	Input supply voltage	1.08	1.32	1.32	V
VDD_OUT	Output supply voltage	1.62	1.98	1.98	V
T _A	Ambient temperature	-40	85	85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		CDCBT1001	UNIT
		DPW (X2SON)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	462.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	227.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	326.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	33.8	°C/W

THERMAL METRIC⁽¹⁾		CDCBT1001	UNIT
		DPW (X2SON)	
		5 PINS	
Ψ_{JB}	Junction-to-board characterization parameter	325.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY CHARACTERISTICS					
IDD_IN	Current consumption on VDD_IN	Both input and output clocks are toggling. 2 pF load termination. $f_0 = 12$ MHz.		35	μA
		Both input and output clocks are toggling. 2 pF load termination. $f_0 = 24$ MHz.		60	μA
IDD_OUT	Current consumption on VDD_OUT	Both input and output clocks are toggling. 2 pF load termination. $f_0 = 12$ MHz.		500	μA
		Both input and output clocks are toggling. 2 pF load termination. $f_0 = 24$ MHz.		1000	μA
CLOCK INPUT CHARACTERISTICS					
f_0	Operating frequency		DC	24	MHz
I_{IN_LEAK}	Input leakage current		-8	8	μA
V_{IH}	Input voltage high		VDD_IN x 0.8		V
V_{IL}	Input voltage low		VDD_IN x 0.2		V
$\Delta v/\Delta t$	Input edge rate		0.01		V/ns
C_I	Input capacitance			2	pF
$t_{startup}$	Time after power supply exceeds 0.5 V before applying input clock, to ensure glitchless output			225	us
CLOCK OUTPUT CHARACTERISTICS					
V_{OH}	Output voltage high	$V_I = V_{IH}, I_{OH} = -100 \mu A, VDD_OUT = 1.62-1.98 V$	VDD_OUT - 0.1		V
V_{OH}	Output voltage high	$V_I = V_{IH}, I_{OH} = -8 mA, VDD_OUT = 1.62 V$	1.2		V
V_{OL}	Output voltage low	$V_I = V_{IL}, I_{OL} = 100 \mu A, VDD_OUT = 1.62-1.98 V$		0.1	V
V_{OL}	Output voltage low	$V_I = V_{IL}, I_{OL} = 8 mA, VDD_OUT = 1.62 V$		0.45	V
ODC	Output duty cycle	Input duty cycle = 45% - 55%, input slew rate ≥ 0.2 V/ns, $V_{IL} \leq 0.15 * VDD_IN$, $V_{IH} \geq 0.85 * VDD_IN$, $V_{IH} - V_{IL} \geq 850$ mVpp	40	60	%
		Input duty cycle = 45% - 55%, input slew rate ≥ 0.2 V/ns, $V_{IL} \leq 0.2 * VDD_IN$, $V_{IH} \geq 0.8 * VDD_IN$, $V_{IH} - V_{IL} \geq 850$ mVpp	37	63	%
t_R, t_F	Clock output rise/fall time	20% to 80%, 2 pF load capacitance		3	ns
t_{PD}	Input-to-output propagation delay	Input slew rate ≥ 0.2 V/ns, $V_{IL} \leq 0.2 * VDD_IN$, $V_{IH} \geq 0.8 * VDD_IN$, $V_{IH} - V_{IL} \geq 850$ mVpp		10	ns
R_{out}	Output impedance			34	Ω
CLOCK OUTPUT PERFORMANCE					
$RJ_{RMS-ADD}$	12 kHz to 5 MHz additive RMS random jitter	$f_0 = 24$ MHz, input slew rate ≥ 0.2 V/ns, $V_{IH} - V_{IL} \geq 850$ mVpp		0.8	ps

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PN ₁₀	Output phase noise @10 Hz	f ₀ =24 MHz, input phase noise = -104 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-100	dBc/Hz
PN ₁₀₀	Output phase noise @100 Hz	f ₀ =24 MHz, input phase noise = -127 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-110	dBc/Hz
PN _{1k}	Output phase noise @1 kHz	f ₀ =24 MHz, input phase noise = -137 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-120	dBc/Hz
PN _{10k}	Output phase noise @10 kHz	f ₀ =24 MHz, input phase noise = -159 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-130	dBc/Hz
PN _{100k}	Output phase noise @100 kHz	f ₀ =24 MHz, input phase noise = -164 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-140	dBc/Hz
PN _{1M}	Output phase noise @1 MHz	f ₀ =24 MHz, input phase noise = -166 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-148	dBc/Hz
PN _{5M}	Output phase noise @5 MHz	f ₀ =24 MHz, input phase noise = -165 dBc/Hz, input slew rate ≥ 0.2 V/ns, V _{IH} - V _{IL} ≥ 850 mVpp			-148	dBc/Hz

6.6 Typical Characteristics



VDD_IN = 1.2 V, VDD_OUT = 1.8 V, TA = 25 °C,

Input phase noise as specified in *Electrical Characteristics* table


图 6-1. 24-MHz Phase Noise

7 Detailed Description

7.1 Overview

The CDCBT1001 is a single-channel, 1.2-V to 1.8-V clock buffer and level translator. VDD_IN defines input LVCMOS clock level and VDD_OUT defines output LVCMOS clock level.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Down Tolerant Input

The device can have a clock signal on the input pin when the chip is powered down.

7.3.2 Up Conversion

The device supports 1.2-V to 1.8-V up conversion.

7.4 Device Functional Modes

The device has one mode of operation that applies when operated within the *Recommended Operating Conditions*.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The CDCBT1001 device can be used in level-translation applications for interfacing between devices or systems that are operating at different interface voltages.

8.2 Typical Applications

8.2.1 Processor Clock Up Translation

图 8-1 shows an example of CDCBT1001 being used in a clock level shifting application.




图 8-1. Processor Clock Up Translation Application

8.2.1.1 Design Requirements

For this design example, use the parameters shown in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage supply	1.2 V
Output voltage supply	1.8 V

8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input clock
 - The supply voltage on VDD_IN will determine the input clock voltage range.
 - For a valid logic-high, the high level clock input must exceed V_{IH} spec. For a valid logic-low, the low level clock input must be below V_{IL} .
 - Some specifications such as duty cycle and phase noise have additional requirements for V_{IH} , V_{IL} , input swing and input slew rate. Refer to the test conditions column in the *Electrical Characteristics* table.
- Output clock
 - The supply voltage on VDD_OUT will determine the output clock voltage range.

8.2.1.3 Application Curve

图 6-1 listed in the *Typical Characteristics* section can also be used as an application curve for the *Processor Clock Up Translation* application example.

表 8-2. Table of Graphs

TITLE	FIGURE
24-MHz Phase Noise	图 6-1

9 Power Supply Recommendations

TI recommends to place a 0.1- μ F bypass capacitor on each VDD pin.

10 Layout

10.1 Layout Guidelines

To ensure reliability of the device, follow the common printed-circuit board layout guidelines listed below:

- Use bypass capacitors on power supplies.
- Use short trace lengths to avoid excessive loading.

图 10-1 shows an example layout for the DPW (X2SON-5) package. This example layout includes two 0402 (metric) capacitors, and uses the measurements listed in the package outline drawing appended to the end of this data sheet. A via of diameter 0.1 mm (3.973 mil) is placed directly in the center of the device. This via can be used to trace out the center pin connection through another board layer, or the via can be left out of the layout.

10.2 Layout Example




图 10-1. Example Layout for the DPW (X2SON-5) Package

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#) application report
- Texas Instruments, [Designing and Manufacturing with TI's X2SON Packages](#) application report

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCBT1001DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	BT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DPW 5

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4211218-3/D


PACKAGE OUTLINE

DPW0005A



X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223102/D 03/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.

EXAMPLE BOARD LAYOUT

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE:60X

4223102/D 03/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TIは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、TI製品を使用する設計の経験を積んだ開発者への提供を意図したもので、(1)お客様のアプリケーションに適したTI製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているTI製品を使用するアプリケーションの開発の目的でのみ、TIはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TIや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TIおよびその代理人を完全に補償するものとし、TIは一切の責任を拒否します。

TIの製品は、[TIの販売条件](#)、またはti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TIがこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated