





CDCVF25081

JAJSMO9B - OCTOBER 2001 - REVISED JANUARY 2022

CDCVF25081 3.3V フェーズ・ロック・ループ・クロック・ドライバ

1 特長

- フェーズ・ロック・ループ・ベースのゼロ遅延バッファ
 - 1 つのクロック入力を 4 出力のバンク 2 つに分配
 - 外部 RC ネットワーク不要
- 電源電圧:3V~3.6V
- 動作周波数:8MHz~200MHz
- 小さい付加ジッタ (サイクル間):66MHz~200MHz で ±100ps
- パワーダウン・モードを使用可能
 - 消費電流:20µA 未満

(パワーダウン・モード時)

- 25Ω のオンチップ直列ダンピング抵抗
- 產業用温度範囲:-40°C~85°C
- 拡散スペクトラム・クロック互換 (SSC)
- 以下に示すパッケージで供給
 - 9.9mm × 3.91mm、16 ピン SOIC (D)
 - 5.0mm × 4.4mm、16 ピン TSSOP (PW)

2 アプリケーション

- 防衛無線
- プロダクション・スイッチャおよびミキサ
- レーダー
- 生体外診断
- CT/PET スキャナ

3 概要

CDCVF25081 は、高性能、低スキュー、低ジッタのフェー ズ・ロック・ループ・クロック・ドライバです。PLL を使用し て、周波数と位相の両方について、出力クロックを入力ク ロック信号に正確に整合させます。出力は2つのバンクに 分割されており、CLKIN のバッファ付き出力を合計で8 個供給できます。 CLKIN 信号が存在しないとき、デバイス は出力を自動的に LOW 状態に移行します (パワー・ダウ ン・モード)。

PLL 信号を出力するか、または PLL をバイパスして出力 するかを、S1 および S2 ピンを使って選択できます。オー プンのままの場合、出力はディセーブルされてロジック LOW 状態になります。


このデバイスは、フェイルセーフ機能をサポートしていま す。さらに、このデバイスは入力ヒステリシスを備えており、 入力信号が存在しないときに出力がランダムに発振するこ とを防止します。

このデバイスは、電源電圧 3.3V の環境で動作し、-40℃ ~85℃ (周囲温度) で仕様が規定されています。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
CDCVF25081	SOIC (16)	9.90mm × 3.91mm
	TSSOP (16)	5.00mm × 4.40mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



機能ブロック図



Table of Contents

1 特長	8.3 Feature Description1
2 アプリケーション1	
3 概要1	- · · · · · · · · · · · · · · · · · · ·
4 Revision History	
5 Pin Configuration and Functions3	
6 Specifications4	40 Dania Oria alia Dana ana analatiana
6.1 Absolute Maximum Ratings4	11 Layout1
6.2 ESD Ratings4	44 4 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
6.3 Recommended Operating Conditions4	44 O Lavavit Evanania
6.4 Thermal Information5	40 D
6.5 Electrical Characteristics5	40.4 D +-+ O +
6.6 Timing Requirements5	40 0 D N. (C. (. LD (. 11 1 1 4
6.7 Switching Characteristics6	
6.8 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description10	1000
8.1 Overview	
8.2 Functional Block Diagram10	1.6.4.

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (February 2003) to Revision B (January 2022) Page ・ 文書全体にわたって表、図、相互参照の採番方法を更新 1 ・ 「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 1

5 Pin Configuration and Functions




図 5-1. D or PW Package 16-Pin SOIC or TSSOP Top View

表 5-1. Pin Functions

PI	IN	1/0 T/DE(1)	DECORPORA		
NAME	NO. I/O TYPE ⁽¹		DESCRIPTION		
INPUT CLOCK					
CLKIN	1	I	Clock input. CLKIN must have a fixed frequency and phase in order for the PLL to acquire lock. Once the circuit is powered up and a valid signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to CLKIN.		
INPUT SELECT					
S1, S2	9, 8	I	Input Selection. Selects input port. (See 表 8-2.)		
FEEDBACK					
FBIN	16	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be wired to one of the outputs to complete the feedback loop of the internal PLL. The integrated PLL synchronizes the FBIN and output signal so there is nominally zero-delay from input clock to output clock.		
OUTPUT CLOCKS					
1Y0	2	0	Bank 1 Y0 clock output with an integrated 25-Ω series-damping resistor.		
1Y1	3	0	Bank 1 Y1 clock output with an integrated 25-Ω series-damping resistor.		
1Y2	14	0	Bank 1 Y2 clock output with an integrated 25-Ω series-damping resistor.		
1Y3	15	0	Bank 1 Y3 clock output with an integrated 25-Ω series-damping resistor.		
2Y0	6	0	Bank 2 Y0 clock output with an integrated 25-Ω series-damping resistor.		
2Y1	7	0	Bank 2 Y1 clock output with an integrated 25-Ω series-damping resistor.		
2Y2	10	0	Bank 2 Y2 clock output with an integrated 25-Ω series-damping resistor.		
2Y3	11	0	Bank 2 Y3 clock output with an integrated 25-Ω series-damping resistor.		
SUPPLY VOLTAGE	AND GROUND	•			
VDD	4, 13	Р	3.3V power supply for output channels and core voltage.		
GND	5, 12	G	Ground. Connect ground pad to system ground.		

- (1) The definitions below define the I/O type for each pin.
 - I = Input
 - O = Output
 - P = Power Supply
 - G = Ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

					MIN	MAX	UNIT
V_{DD}	Power supply voltage				-0.5	4.6	V
VI	Input voltage range ⁽²⁾ (3)	Input voltage range ^{(2) (3)}			-0.5	4.6	V
Vo	Output voltage range ⁽²⁾	Output voltage range ^{(2) (3)}				V _{DD,} + 0.5	V
I _{IK}	Input clamp current (V _I < 0)			-50		mA	
I _{OK}	Output clamp current (V	Output clamp current (V _O < 0)			-50		mA
Io	Continuous total output	current (V _O = 0 t	o V _{DD})		-50		mA
0	Package thermal	PW packag	е			147	°C/W
θ_{JA}	impedance ⁽⁴⁾	D package				112	°C/W
T _{stg}	Storage temperature	·			-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		V
V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	3.3	3.6	V
Low level input voltage, V _{IL}			0.8	V
High level input voltage, V _{IH}	2			V
Input voltage, V _I	0		3.6	V
High-level output current, I _{OH}			-12	mA
Low-level output current, I _{OL}			12	mA
Operating free-air temperature, T _A	-40		85	°C

Submit Document Feedback

6.4 Thermal Information

		CDCV		
	THERMAL METRIC(1)	SOIC (D)	TSSOP (PW)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87.5	109.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	46.0	40.4	°C/W
R _{0JB}	Junction-to-board thermal resistance	46.2	56.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	11.7	3.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	45.8	55.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input voltage	V _{DD} = 3 V, I _I = -18 mA			-1.2	V
I	Input current	V _I = 0 V or V _{DD}			±5	μA
I _{PD} (2)	Power down current	f _{CLKIN} = 0 MHz, V _{DD} = 3.3 V			20	μA
I _{OZ}	Output 3-state	$V_{o} = 0 \text{ V or } V_{DD}, V_{DD} = 3.6 \text{ V}$,	±5	μA
C _I	Input capacitance at FBIN, CLKIN	V _I = 0 V or V _{DD}		4		pF
Cı	Input capacitance at S1, S2	V _I = 0 V or V _{DD}		2.2		pF
Co	Output capacitance	V _I = 0 V or V _{DD}		3		pF
		V_{DD} = min to max, I_{OH} = -100 μ A	V _{DD} - 0.2			
V _{OH}	High-level output voltage	$V_{DD} = 3 \text{ V, } I_{OH} = -12 \text{ mA}$	2.1			V
		$V_{DD} = 3 \text{ V, } I_{OH} = -6 \text{ mA}$	2.4			
		V _{DD} = min to max, I _{OL} = 100 μA			0.2	
V _{OL}	Low-level output voltage	V _{DD} = 3 V, I _{OL} = 12 mA			8.0	V
		V _{DD} = 3 V, I _{OL} = 6 mA			0.55	
		V _{DD} = 3 V, V _O = 1 V	-24	,		
I _{OH}	High-level output current	V _{DD} = 3.3 V, V _O = 1.65 V		-30		mA
		V _{DD} = 3.6 V, V _O = 3.135 V			-15	
		V _{DD} = 3 V, V _O = 1.95 V	26			
I _{OL}	Low-level output current	V _{DD} = 3.3 V, V _O = 1.65 V		33		mA
		V _{DD} = 3.6 V, V _O = 0.4 V			14	

⁽¹⁾ All typical values are at respective nominal V_{DD} .

6.6 Timing Requirements

over recommended ranges of supply voltage, load, and operating free-air temperature

		MIN	NOM	MAX	UNIT
Clock frequency, f _{clk}	C _L = 25 pF	8		100	MHz
Clock frequency, i _{clk}	C _L = 15 pF	66		200	IVII IZ

⁽²⁾ For I_{DD} over frequency see ⊠ 9-2.



6.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _(lock)	PLL lock time	f = 100 MHz		10		μs	
t	Phase offset (CLKIN to FBIN)	f = 8 MHz to 66 MHz, $V\text{th} = V_{DD}/2^{(3)}$	-200		200	ne	
t(phoffset)		f = 66 MHz to 200 MHz, Vth = V _{DD} /2 ⁽³⁾	-150		150	ps	
t _{PLH}	Low-to-high level output propagation delay	S2 = High, S1 = Low (PLL bypass),	2.5		6	ne	
t _{PHL}	High-to-low level output propagation delay	f = 1 MHz, C _L = 25 pF	2.5		6	ns	
t _{sk(o)}	Output skew (Yn to Yn) (2)				150	ps	
	Part-to-part skew	S2 = high, S1 = high (PLL mode)			600	no	
t _{sk(pp)}		S2 = high, S1 = low (PLL bypass)			700	ps	
		f = 66 MHz to 200 MHz, C _L = 15 pF			±100		
t _{jit(cc)}	Jitter (cycle-to-cycle)	f = 66 MHz to 100 MHz, C _L = 25 pF, f = 8 MHz to 66 MHz (see ⊠ 6-2)			±150	ps	
odc	Output duty cycle	f = 8 MHz to 200 MHz	43%		57%		
t _{sk(p)}	Pulse skew	S2 = High, S1 = low (PLL bypass), f = 1 MHz, C_L = 25 pF			0.7	ns	
	Diag time rate	C _L = 15 pF, See ⊠ 7-4	0.8		3.3	V/ns	
t _{RISE}	Rise time rate	C _L = 25 pF, See 図 7-4	0.5		2	V/115	
		C _L = 15 pF, See ⊠ 7-4	0.8		3.3	\//	
t _{FALL}	Fall time rate	C _L = 25 pF, See ⊠ 7-4	0.5		2	V/ns	

⁽¹⁾


Submit Document Feedback


All typical values are at respective nominal V_{DD} . The $t_{sk(o)}$ specification is only valid for equal loading of all outputs. (2)

⁽³⁾ Similar waveform at CLKIN and FBIN are required. For phase displacement between CLKIN and Y-outputs see 🗵 6-1.

6.8 Typical Characteristics


☑ 6-1 captures the variation of the CDCVF25081 current consumption with capacitive load and phase displacement. ☑ 6-2 shows the variation of the cycle-to-cycle jitter across frequency.







7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: $Z_O = 50 \ \Omega$, $t_f < 1.2 \ ns$.
- C. The outputs are measured one at a time with one transition per measurement.

図 7-1. Test Load Circuit






図 7-2. Voltage Thresholds for Measurements, Phase Offset (PLL Mode)



NOTE: odc = $t_1/(t_1 + t_2) \times 100\%$

図 7-3. Output Skew and Output Duty Cycle (PLL Mode)



NOTE: $t_{sk(p)} = |t_{PLH} - t_{PHL}|$

図 7-4. Propagation Delay and Pulse Skew (Non-PLL Mode)



8 Detailed Description

8.1 Overview

The CDCVF25081 is a low jitter, low skew, phase-locked loop clock buffer solution. Unlike many products containing PLLs, the CDCVF25081 does not require an external RC network. The loop filter for the PLL is included on-chip, minimizing component count, space, and cost. Two banks of four outputs each provide buffered copies of the CLKIN.

8.2 Functional Block Diagram




図 8-1. Functional Block Diagram

8.3 Feature Description

The CDCVF25081 has an integrated PLL with a dedicated feedback pin (FBIN) for synchronization and zero-delay. FBIN must be directly routed to a clock output to complete the feedback loop. When no input is applied to the CLKIN pin, the device powers down the outputs by setting them to a low logic level.

Because it is based on a PLL circuitry, the CDCVF25081 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This time is required following power up and application of a fixed-frequency signal at CLKIN and any changes to the PLL reference.

Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. Each output has an internal series damping resistor of 25 ohms useful in driving point-to-point loads. Unused outputs can be left floating to reduce overall system cost.

表 8-1 lists the output bank mapping of the CDCVF25081.

表 8-1. Output Bank Mapping

BANK	CLOCK OUTPUTS
0	1Y0, 1Y1, 1Y2, 1Y3
1	2Y0, 2Y1, 2Y2, 2Y3

8.4 Device Functional Modes

The CDCVF25081 operates from a 3.3-V supply. 表 8-2 shows the output logic states of the device based on the selection pins. Based on the input selection pins (S1 and S2), the two output banks can be set as PLL outputs, bypassed PLL outputs, or high impedance.

表 8-2. Output Logic Table

S2	S1	Bank 1	Bank 2	OUTPUT SOURCE	PLL SHUTDOWN
0	0	Hi-Z	Hi-Z	N/A	Yes
0	1	Active	Hi-Z	PLL ⁽¹⁾	No
1	0	Active	Active	Input clock (PLL bypass)	Yes
1	1	Active	Active	PLL ⁽¹⁾	No

(1) If CLKIN < 2 MHz, then the outputs are switched to a LOW level.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The CDCVF25081 is a low additive jitter, phase-locked loop driver that can operate up to 200 MHz with a 3.3-V supply. The PLL circuitry is internal to device requiring no additional configuration by the user.

9.2 Typical Application




図 9-1. System Configuration Example

9.2.1 Design Requirements

Any output pin can be used to synchronize the FBIN to the outputs. TI recommends to not have a load on the output routed to the FBIN pin for optimum results.

9.2.2 Detailed Design Procedure

Unused outputs can be left floating. See the *Power Supply Recommendations* section for recommended filtering techniques.

Submit Document Feedback

9.2.3 Application Curves




図 9-2. Supply Current vs. Frequency



10 Power Supply Recommendations

High-performance clock buffers can be sensitive to noise on the power supply, which may dramatically increase the additive jitter of the buffer. Thus, it is essential to manage any excessive noise from the system power supply, especially for applications where the jitter and phase noise performance is critical.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guard the power supply system against induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly bypass the supply, the decoupling capacitors must be placed very close to the power-supply terminals, be connected directly to the ground plane, and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1 µF) bypass capacitors, as there are supply terminals in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock buffer. These beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

☑ 10-1 shows the recommended power supply decoupling method.





図 10-1. Power Supply Decoupling

11 Layout

11.1 Layout Guidelines

☑ 11-1 shows a conceptual layout detailing recommended placement of power-supply bypass capacitors. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

11.2 Layout Example



- Ground bypass capacitor with low impedance connection to ground plane
- 0402 or smaller body size capacitors are recommended
- Place bypass power supply capacitors as short as possible to device pin

図 11-1. PCB Conceptual Layout



12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCVF25081D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV25081	Samples
CDCVF25081DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV25081	Samples
CDCVF25081PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CK081	Samples
CDCVF25081PWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CK081	Samples
CDCVF25081PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CK081	Samples
CDCVF25081PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CK081	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF25081DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CDCVF25081PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCVF25081DR	SOIC	D	16	2500	350.0	350.0	43.0	
CDCVF25081PWR	TSSOP	PW	16	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDCVF25081D	D	SOIC	16	40	505.46	6.76	3810	4
CDCVF25081PW	PW	TSSOP	16	90	530	10.2	3600	3.5
CDCVF25081PWG4	PW	TSSOP	16	90	530	10.2	3600	3.5

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated