

DACx1401 シングルチャネル 16 ビット / 12 ビット、高電圧出力 DAC、高精度リファレンス内蔵

1 特長

- 卓越した性能: 1LSB INL/DNL (最大値)
- 超低グリッチ エネルギー: 1nV-s
- 広い電源電圧範囲:
 - ユニポーラモード: +4.5 V ~ +41.5 V
 - バイポーラモード: ±4.5 V ~ ±21.5 V
- 14 の出力範囲をユーザーがプログラム可能
 - ±5 V, ±10 V, ±20 V
 - 0V ~ 5V, 0V ~ 10V, 0V ~ 20V, 0V ~ 40V
 - 20% のオーバーレンジ (±20V および 0V ~ 40V を除く)
- 10ppm/°C、2.5V の高精度基準電圧を内蔵
- 高信頼性機能:
 - 巡回冗長検査 (CRC)
 - 障害ピン
- 50MHz、4 線式の SPI 互換インターフェイス
 - 読み戻し
 - デイジー・チェーン
- 温度範囲: -40°C ~ +125°C
- パッケージ:
 - 20 ピン TSSOP (PW)

2 アプリケーション

- 半導体テストおよび ATE
- 実験室およびフィールド向け計測機器
- PLC、DCS、PAC
- アナログ出力モジュール
- サーボ・ドライブ制御モジュール

3 概要

16 ビット DAC81401 および 12 ビット DAC61401 (DACx1401) デバイスは、2.5V の内部リファレンスを内蔵したシングルチャネル、バッファ付き、高電圧出力のデジタル / アナログ コンバータ (DAC) のピン互換ファミリーです。これらのデバイスは単調性が規定され、1 LSB (最大値) 未満の卓越した直線性を実現しています。

DACx1401 は ±20V、±10V、±5V のバイポーラ出力電圧と、40V、10V、5V のフルスケールユニポーラ出力電圧に対応しています。DAC の出力範囲はプログラム可能です。

DACx1401 にはパワー オン リセット (POR) 回路が組み込まれており、DAC 出力をパワーアップして、出力がイネーブルになるまでデバイスをパワーダウンモードに維持します。


デバイスとの通信は、1.7V ~ 5.5V での動作をサポートする業界標準のマイクロプロセッサおよびマイクロコントローラと互換性のある 4 線式の高速度シリアルインターフェイスで行われます。

DACx1401 は -40°C ~ +125°C の温度範囲で動作が規定されており、小型の 20 ピン TSSOP パッケージで供給されます。

製品情報

部品番号	分解能	パッケージ ⁽¹⁾
DAC81401	16 ビット	TSSOP (PW, 20)
DAC61401	12 ビット	

(1) 詳細については、[セクション 11](#) を参照してください。



DACx1401 のブロック図



Table of Contents

1 特長	1	6.1 Overview.....	22
2 アプリケーション	1	6.2 Functional Block Diagram.....	22
3 概要	1	6.3 Feature Description.....	22
4 Pin Configuration and Functions	3	6.4 Device Functional Modes.....	25
5 Specifications	4	6.5 Programming.....	26
5.1 Absolute Maximum Ratings.....	4	7 Register Map	30
5.2 ESD Ratings.....	4	7.1 Registers.....	31
5.3 Recommended Operating Conditions.....	4	8 Application and Implementation	37
5.4 Thermal Information.....	5	8.1 Application Information.....	37
5.5 Electrical Characteristics.....	5	8.2 Typical Application.....	37
5.6 Timing Requirements: Write, IOV _{DD} : 1.7 V to 2.7 V..	10	8.3 Initialization Set Up.....	41
5.7 Timing Requirements: Write, IOV _{DD} : 2.7 V to 5.5 V..	10	8.4 Power Supply Recommendations.....	41
5.8 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV _{DD} : 1.7 V to 2.7 V.....	11	8.5 Layout.....	42
5.9 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV _{DD} : 1.7 V to 2.7 V.....	11	9 Device and Documentation Support	43
5.10 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV _{DD} : 2.7 V to 5.5 V.....	12	9.1 ドキュメントの更新通知を受け取る方法.....	43
5.11 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV _{DD} : 2.7 V to 5.5 V.....	12	9.2 サポート・リソース.....	43
5.12 Timing Diagrams.....	13	9.3 Trademarks.....	43
5.13 Typical Characteristics.....	14	9.4 静電気放電に関する注意事項.....	43
6 Detailed Description	22	9.5 用語集.....	43
		10 Revision History	43
		11 Mechanical, Packaging, and Orderable Information	43

4 Pin Configuration and Functions




図 4-1. PW Package, 20-Pin TSSOP (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
AVDD	5	Power	Positive power supply
AVSS	3	Power	Negative power supply
CCOMP	7	Input	External compensation capacitor connection pin for VOUT. Addition of the external capacitor (470 pF, typical) improves the stability with high capacitive loads (up to 1 μ F) at the VOUT pin by reducing the bandwidth of the output amplifier at the expense of increased settling time.
FAULT	12	Output	FAULT pin. Open drain output. External 10-k Ω pullup resistor required. The pin goes low (active) when the FAULT condition is detected.
GND	19	Ground	Digital and analog ground, connects to 0 V
IOVDD	17	Power	IO pin power supply
NC	4, 6, 8, 18	—	Must be left unconnected, pin floating
SCLK	14	Input	Serial clock input of serial peripheral interface (SPI). Data can be transferred at rates up to 50 MHz. Schmitt-trigger logic input
SDIN	15	Input	Serial data input. Data are clocked into the register on the falling edge of the serial clock input. Schmitt-trigger logic input
SDO	13	Output	Serial data output. Data are valid on the rising or falling edge of SCLK set by FSDO.
SYNC	16	Input	SPI bus chip select input (active low). Data bits are not clocked into the serial shift register unless SYNC is low. When SYNC is high, SDO is Hi-Z.
VDD	20	Power	Digital and analog power supply
VOUT	9	Output	DAC voltage output pin
VREFGND	2	Input	Reference ground, connects to 0 V
VREFIO	1	Input/output	Internal reference output or external reference input. Connect a 150-nF capacitor to ground.
VSENSEN	11	Input	Connect to 0 V
VSENSEP	10	Input	Sense output pin for the positive voltage output load connection

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Supply voltage	VDD to GND	-0.3	6	V
		IOVDD to GND	-0.3	6	
		AVDD to GND	-0.3	44	
		AVSS to GND	-22	0.3	
		AVDD to AVSS	-0.3	44	
	Pin voltage	VOUT / VSENSEP to GND	$AV_{SS} - 0.3$	$AV_{DD} + 0.3$	V
		VREFIO to GND	-0.3	$V_{DD} + 0.3$	
		VREFGND / VSENSEN to GND	-0.3	0.3	
		Digital inputs to GND	-0.3	$IOV_{DD} + 0.3$	
		SDO to GND	-0.3	$IOV_{DD} + 0.3$	
		FAULT to GND	-0.3	6	
	Input current	Current into any digital pin (SCLK, SDIN, SDO, SYNC)	-10	10	mA
T_J	Operating junction temperature		-40	150	°C
T_{stg}	Storage temperature		-60	150	°C

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
POWER SUPPLY					
	VDD to GND	4.5		5.5	V
	IOVDD to GND	1.7		5.5	V
	AVDD to GND	4.5		41.5	V
	AVSS to GND	-21.5		0	V
	AVDD to AVSS	4.5		43	V
TEMPERATURE					
T_A	Operating ambient temperature		-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DACx1401	UNIT
		PW (TSSOP)	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	83.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	21.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	36.0	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	35.4	°C/W

(1) For information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

5.5 Electrical Characteristics

all minimum and maximum values at T_A = –40°C to +125°C; all typical values at T_A = 25°C, A_{VDD} = 4.5 V to 41.5 V, A_{VSS} = –21.5 V to 0 V, V_{DD} = 5.0 V, V_{REFIO} = 2.5 V (external reference), IOV_{DD} = 1.7 V, V_{SENSEN} = 0 V, DAC output unloaded, CCOMP unconnected, digital inputs at IOV_{DD} or GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE⁽¹⁾						
	Resolution	DAC81401	16		Bits	
		DAC61401	12		Bits	
INL	Relative accuracy ⁽¹⁾	DAC81401, all ranges except 0-V to 40-V range	–1	±0.4	1	LSB
		DAC81401, 0-V to 40-V range	–2		2	LSB
		DAC61401	–1		1	LSB
DNL	Differential nonlinearity		–1	±0.3	1	LSB
TUE	Total unadjusted error ⁽¹⁾	Unipolar ranges, A _{VSS} = 0 V	–0.09		0.09	%FSR
		Unipolar ranges, A _{VSS} = 0 V, 0°C ≤ T _A ≤ +50°C	–0.07		0.07	
		Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V	–0.085		0.085	
OE	Offset error ⁽¹⁾	Unipolar ranges, A _{VSS} = 0 V Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V	–0.05		0.05	%FSR
OE-TC	Offset error temperature coefficient	Unipolar ranges, A _{VSS} = 0 V Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V		±2		ppmFSR/°C
ZCE	Zero-code (negative full scale) error	Unipolar ranges, A _{VSS} = 0 V			0.1	%FSR
		Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V			0.05	
ZCE-TC	Zero-code (negative full scale) error temperature coefficient	Unipolar ranges, A _{VSS} = 0 V Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V		±2		ppmFSR/°C
FSE	Full-scale error ⁽²⁾	Unipolar ranges, A _{VSS} = 0 V Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V	–0.08		0.08	%FSR
FSE-TC	Full-scale error temperature coefficient ⁽²⁾			±3		ppmFSR/°C
GE	Gain error ⁽¹⁾	Unipolar ranges, A _{VSS} = 0 V	–0.075		0.075	%FSR
BPGE	Gain error ⁽¹⁾	Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V	–0.065		0.065	%FSR
GE-TC	Gain error temperature coefficient			±2		ppmFSR/°C
BPZE	Bipolar zero (midscale) error	Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V	–0.03		0.03	%FSR
BPZE-TC	Bipolar zero (midscale) error temperature coefficient	Bipolar ranges, –21.5 V ≤ A _{VSS} < 0 V		±2		ppmFSR/°C
	Output voltage drift over time	T _A = 40°C, DAC code at full-scale, 1000 hours		±6		ppm FSR

5.5 Electrical Characteristics (続き)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; all typical values at $T_A = 25^\circ\text{C}$, $A_{VDD} = 4.5\text{ V}$ to 41.5 V , $A_{VSS} = -21.5\text{ V}$ to 0 V , $V_{DD} = 5.0\text{ V}$, $V_{REFIO} = 2.5\text{ V}$ (external reference), $IOV_{DD} = 1.7\text{ V}$, $V_{SENSEN} = 0\text{ V}$, DAC output unloaded, CCOMP unconnected, digital inputs at IOV_{DD} or GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT CHARACTERISTICS						
V_{OUT}	Output voltage			0	5	V
		20% overrange of 0 V to 5 V		0	6	
				0	10	
		20% overrange of 0 V to 10 V		0	12	
				0	20	
		20% overrange of 0 V to 20 V		0	24	
				0	40	
				-5	5	
		20% overrange of -5 V to +5 V		-6	6	
				-10	10	
		20% overrange of -10 V to +10 V		-12	12	
		-20	20			
	Output voltage headroom (to A_{VDD}) and footroom (to A_{VSS}) ⁽⁴⁾	-10 mA ≤ load current ≤ 10 mA		1.25		
		5.5 V < A_{VDD} ≤ 41.5 V, -15 mA ≤ load current ≤ +15 mA		1.5	V	
I_{OS}	Short-circuit current ⁽³⁾	Full-scale output shorted to A_{VSS}		40	mA	
		Full-scale output shorted to A_{VDD} , 5.5 V < A_{VDD} ≤ 41.5 V,		40		
		Zero-scale output shorted to A_{VDD} , 4.5 V ≤ A_{VDD} ≤ 5.5 V		25		
	Load regulation	DAC at midscale, -15 mA ≤ load current ≤ +15 mA		50	μV/mA	
C_L	Capacitive load ⁽⁴⁾	$R_{LOAD} = \text{open}$, CCOMP pin left floating		0	2	nF
		$R_{LOAD} = \text{open}$, CCOMP pin = 470 pF ±10% to V_{OUT}				1
I_L	Load current ⁽⁴⁾	5.5 V < A_{VDD} ≤ 41.5 V			15	mA
		4.5 V < A_{VDD} ≤ 5.5 V				
	V_{OUT} dc output impedance	DAC code at midscale, DAC unloaded		0.05		Ω
		DAC code at full scale, DAC unloaded		0.05		
		DAC code at zero scale, DAC unloaded, unipolar output		35		
		DAC code at negative full scale, DAC unloaded, bipolar output		0.05		
	V_{SENSEP} dc output impedance	DAC code at midscale, 10-V span		55		kΩ
		DAC disabled		45		

5.5 Electrical Characteristics (続き)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; all typical values at $T_A = 25^\circ\text{C}$, $A_{VDD} = 4.5\text{ V}$ to 41.5 V , $A_{VSS} = -21.5\text{ V}$ to 0 V , $V_{DD} = 5.0\text{ V}$, $V_{REFIO} = 2.5\text{ V}$ (external reference), $IOV_{DD} = 1.7\text{ V}$, $V_{SENSEN} = 0\text{ V}$, DAC output unloaded, CCOMP unconnected, digital inputs at IOV_{DD} or GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAMIC PERFORMANCE						
Output voltage settling time	5-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB		7		μs	
	10-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB		8		μs	
	20-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB		12		μs	
	40-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB		22		μs	
	5-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}			0.6		ms
	10-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}			0.6		ms
	20-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}			0.6		ms
	40-V span, 1/4 to 3/4 scale and 3/4 to 1/4 scale, settling time to ± 2 LSB, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}			1.2		ms
SR	Slew rate	0-V to 5-V range (10% to 90% of full-scale range)	0.8		V/ μs	
		All other output ranges except 40-V span (10% to 90% of full-scale range)	4			
		0-V to 5-V range, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}	0.04			
		All other ranges, $C_L = 1\ \mu\text{F}$, $C_{COMP} = 470\ \text{pF}$ to V_{OUT}	0.04			
	Power-on glitch magnitude	A_{VSS} and A_{VDD} ramped symmetrically, ramp rate = $18\ \text{V/ms}$, output unloaded, internal reference		0.1	V	
	Output enable glitch magnitude	A_{VSS} and A_{VDD} ramped, output unloaded, internal reference		0.35	V	
$V_{NOISEPP}$	Output noise	0.1 Hz to 10 Hz, DAC code at midscale, 10-V span, external reference = $2.5\ \text{V}$		25	μVpp	
		0.1 Hz to 10 Hz, DAC code at midscale, 10-V span, internal reference = $2.5\ \text{V}$		30		
V_{NOISE}	Output noise density	1 kHz, DAC code at midscale, 5-V span, output unloaded, external reference		115	nV/Hz	
		10 kHz, DAC code at midscale, 5-V span, output unloaded, external reference		105		
THD	Total harmonic distortion	1-kHz sine wave on V_{OUT} , output unloaded, DAC update rate = $400\ \text{kHz}$		93	dB	

5.5 Electrical Characteristics (続き)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; all typical values at $T_A = 25^\circ\text{C}$, $A_{VDD} = 4.5\text{ V}$ to 41.5 V , $A_{VSS} = -21.5\text{ V}$ to 0 V , $V_{DD} = 5.0\text{ V}$, $V_{REFIO} = 2.5\text{ V}$ (external reference), $IOV_{DD} = 1.7\text{ V}$, $V_{SENSEN} = 0\text{ V}$, DAC output unloaded, CCOMP unconnected, digital inputs at IOV_{DD} or GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSRR-AC	Power supply rejection ratio - ac	$V_{OUT} = 0\text{ V}$ (midscale), output unloaded, $\pm 10\text{-V}$ output, frequency = 60 Hz, amplitude 200 mV _{PP} , superimposed on A_{VDD} , V_{DD} or A_{VSS}		75		dB
PSRR-DC	Power supply rejection ratio - dc	$V_{OUT} = 0\text{ V}$ (midscale), $\pm 10\text{-V}$ output, $V_{DD} = 5\text{ V}$, $A_{VDD} = 15\text{ V} \pm 20\%$, $A_{VSS} = -15\text{ V}$, output unloaded		5		$\mu\text{V/V}$
		$V_{OUT} = 0\text{ V}$ (midscale), $\pm 10\text{-V}$ output, $V_{DD} = 5\text{ V}$, $A_{VDD} = 15\text{ V}$, $A_{VSS} = -15\text{ V} \pm 20\%$, output unloaded		10		$\mu\text{V/V}$
		$V_{OUT} = 0\text{ V}$ (midscale), $\pm 10\text{-V}$ output, $V_{DD} = 5\text{ V} \pm 5\%$, $A_{VDD} = 15\text{ V}$, $A_{VSS} = -15\text{ V}$, output unloaded		0.2		mV/V
V_{GL}	Code change glitch impulse	1-LSB change around midscale, 0-V to 5-V range, output unloaded		1		nV-s
		1-LSB change around midscale, 0-V to 10-V range, output unloaded		2		
		1-LSB change around midscale, -5-V to +5-V range, output unloaded		2		
		1-LSB change around midscale, -10-V to +10-V range, output unloaded		4		
	Code change glitch amplitude	1-LSB change around midscale, 0-V to 5-V, 0-V to 10-V, -5-V to +5-V, and -10-V to +10-V ranges, output unloaded		± 1.5		mV
	Digital feedthrough	DAC code at midscale, $f_{SCLK} = 1\text{ MHz}$, output unloaded		0.3		nV-s
EXTERNAL REFERENCE INPUT						
V_{REFIO}	Reference input voltage		2.49	2.5	2.51	V
I_{REF}	Reference input current			50		μA
Z_{IN}	Reference input impedance			50		k Ω
C_{REF}	Reference input capacitance			90		pF
INTERNAL REFERENCE						
V_{REFO}	Reference output voltage	$T_A = 25^\circ\text{C}$	2.4975		2.5025	V
	Reference output drift ⁽³⁾			5	10	ppm/ $^\circ\text{C}$
R_{ZO}	Reference output impedance			0.15		Ω
$V_{NOISEPP}$	Reference output noise	0.1 Hz to 10 Hz		12		μVpp
V_{NOISE}	Reference output noise density	10 kHz, V_{REFIO} pin = 10 nF		240		nV/Hz
I_L	Reference load current	Source		5		mA
	Reference load regulation	Source		120		$\mu\text{V/mA}$
	Reference line regulation			100		$\mu\text{V/V}$
	Reference output drift over time	$T_A = 40^\circ\text{C}$, 1000 hours		± 300		μV
	Reference thermal hysteresis	First cycle		± 400		μV
		Additional cycle		± 35		

5.5 Electrical Characteristics (続き)

all minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; all typical values at $T_A = 25^\circ\text{C}$, $A_{VDD} = 4.5\text{ V}$ to 41.5 V , $A_{VSS} = -21.5\text{ V}$ to 0 V , $V_{DD} = 5.0\text{ V}$, $V_{REFIO} = 2.5\text{ V}$ (external reference), $IOV_{DD} = 1.7\text{ V}$, $V_{SENSEN} = 0\text{ V}$, DAC output unloaded, CCOMP unconnected, digital inputs at IOV_{DD} or GND (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS AND OUTPUTS					
V_{IH}	SDIN, high-level input voltage	$0.7 \times IOV_{DD}$			V
V_{IL}	SDIN, low-level input voltage			$0.3 \times IOV_{DD}$	V
	Input current		± 2		μA
	Input pin capacitance		2		pF
V_{OH}	SDO, high-level output voltage	SDO load current = 0.2 mA		$IOV_{DD} - 0.2$	V
V_{OL}	SDO, low-level output voltage	SDO load current = 0.2 mA		0.4	V
	FAULT, low-level output voltage	FAULT load current = 10 mA		0.4	V
	Output pin capacitance		5		pF
POWER REQUIREMENTS⁽⁵⁾					
I_{AVDD}	A_{VDD} supply current ⁽⁵⁾	Normal mode, internal reference or external reference		1.6	mA
		Power down mode		10	μA
I_{VDD}	V_{DD} supply current ⁽⁵⁾	Digital interface static, internal reference or external reference		2.5	mA
I_{AVSS}	A_{VSS} supply current ⁽⁵⁾	Normal mode, internal reference or external reference	-1.6		mA
		Power-down mode	-10		μA
I_{IOVDD}	IOV_{DD} supply current ⁽⁵⁾	SCLK toggling at 1 MHz	10	120	μA

- End point fit between codes. 16-bit: 512 to 65024 for $A_{VDD} \geq 5.5\text{ V}$, 512 to 63488 for $A_{VDD} \leq 5.5\text{ V}$, 0.2-V headroom between V_{REFIO} and A_{VDD} ; 12-bit: 32 to 4064 for $A_{VDD} \geq 5.5\text{ V}$, 32 to 3968 for $A_{VDD} \leq 5.5\text{ V}$, 0.2-V headroom between V_{REFIO} and A_{VDD} .
- Full-scale code written to the DAC for $A_{VDD} \geq 5.5\text{ V}$. 16-bit: code 63488 written to the DAC for $A_{VDD} \leq 5.5\text{ V}$; 12-bit: code 3968 written to the DAC for $A_{VDD} \leq 5.5\text{ V}$.
- Temporary overload condition protection. Junction temperature can be exceeded during current limit. Operation greater than the specified maximum junction temperature can impair device reliability.
- Specified by design and characterization, not production tested.
- Time to exit power down mode to normal operation. Measured from last rising edge of $\overline{\text{SYNC}}$ to 90% of DAC final value.

5.6 Timing Requirements: Write, IOV_{DD}: 1.7 V to 2.7 V

all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V ≤ IOV_{DD} < 2.7 V

PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			25	MHz
t _{SCLKHIGH}	SCLK high time	20			ns
t _{SCLKLOW}	SCLK low time	20			ns
t _{SDIS}	SDIN setup	10			ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC̄ to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC̄ rising edge	10			ns
t _{CSHIGH}	SYNC̄ high time	50			ns
t _{DACWAIT}	Sequential DAC update wait time	2.4			μs

5.7 Timing Requirements: Write, IOV_{DD}: 2.7 V to 5.5 V

all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V ≤ IOV_{DD} ≤ 5.5 V

PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			50	MHz
t _{SCLKHIGH}	SCLK high time	10			ns
t _{SCLKLOW}	SCLK low time	10			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYNC̄ to SCLK falling edge setup	15			ns
t _{CSH}	SCLK falling edge to SYNC̄ rising edge	5			ns
t _{CSHIGH}	SYNC̄ high time	25			ns
t _{DACWAIT}	Sequential DAC update wait time	2.4			μs

5.8 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV_{DD}: 1.7 V to 2.7 V

all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V ≤ IOV_{DD} < 2.7 V

PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			12.5	MHz
t _{SCLKHIGH}	SCLK high time	33			ns
t _{SCLKLOW}	SCLK low time	33			ns
t _{SDIS}	SDIN setup	10			ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	10			ns
t _{CSHIGH}	SYNC high time	50			ns
t _{SDOZ}	SDO driven to tri-state mode	0		30	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		30	ns

5.9 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV_{DD}: 1.7 V to 2.7 V

all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 1.7 V ≤ IOV_{DD} < 2.7 V

PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			25	MHz
t _{SCLKHIGH}	SCLK high time	20			ns
t _{SCLKLOW}	SCLK low time	20			ns
t _{SDIS}	SDIN setup	10			ns
t _{SDIH}	SDIN hold	10			ns
t _{CSS}	SYNC to SCLK falling edge setup	30			ns
t _{CSH}	SCLK falling edge to SYNC rising edge	10			ns
t _{CSHIGH}	SYNC high time	50			ns
t _{SDOZ}	SDO driven to tri-state mode	0		30	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		30	ns

5.10 Timing Requirements: Read and Daisy Chain, FSDO = 0, IOV_{DD}: 2.7 V to 5.5 V

all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V ≤ IOV_{DD} ≤ 5.5 V


PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			20	MHz
t _{SCLKHIGH}	SCLK high time	25			ns
t _{SCLKLOW}	SCLK low time	25			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYN \bar{C} to SCLK falling edge setup	20			ns
t _{CSH}	SCLK falling edge to SYN \bar{C} rising edge	5			ns
t _{CSHIGH}	SYN \bar{C} high time	25			ns
t _{SDOZ}	SDO driven to tri-state mode	0		20	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		20	ns

5.11 Timing Requirements: Read and Daisy Chain, FSDO = 1, IOV_{DD}: 2.7 V to 5.5 V


all specifications at T_A = -40°C to +125°C, input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOV_{DD}) and timed from a voltage level of (V_{IL} + V_{IH}) / 2, SDO loaded with 20 pF, 2.7 V ≤ IOV_{DD} ≤ 5.5 V

PARAMETER		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			35	MHz
t _{SCLKHIGH}	SCLK high time	14			ns
t _{SCLKLOW}	SCLK low time	14			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	5			ns
t _{CSS}	SYN \bar{C} to SCLK falling edge setup	20			ns
t _{CSH}	SCLK falling edge to SYN \bar{C} rising edge	5			ns
t _{CSHIGH}	SYN \bar{C} high time	25			ns
t _{SDOZ}	SDO driven to tri-state mode	0		20	ns
t _{SDODLY}	SDO output delay from SCLK rising edge	0		20	ns


5.12 Timing Diagrams



5-1. Serial Interface Write Timing Diagram




5-2. Serial Interface Read Timing Diagram




5-3. DAC Wait Time in Update Mode

5.13 Typical Characteristics


at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




5-4. DAC81401 Relative Accuracy vs Digital Input Code (Bipolar Outputs)




5-5. DAC81401 Relative Accuracy vs Digital Input Code (Unipolar Outputs)




5-6. DAC81401 DNL vs Digital Input Code (Bipolar Outputs)



5-7. DAC81401 DNL vs Digital Input Code (Unipolar Outputs)




5-8. DAC81401 TUE vs Digital Input Code (Bipolar Outputs)




5-9. DAC81401 TUE vs Digital Input Code (Unipolar Outputs)

5.13 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




5-10. DAC61401 Relative Accuracy vs Digital Input Code (Bipolar Outputs)




5-11. DAC61401 Relative Accuracy vs Digital Input Code (Unipolar Outputs)




5-12. DAC61401 DNL vs Digital Input Code (Bipolar Outputs)



5-13. DAC61401 DNL vs Digital Input Code (Unipolar Outputs)



5-14. DAC61401 TUE vs Digital Input Code (Bipolar Outputs)



5-15. DAC61401 TUE vs Digital Input Code (Unipolar Outputs)

5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




Figure 5-16. DAC81401 Relative Accuracy vs Temperature




Figure 5-17. DAC81401 DNL vs Temperature




Figure 5-18. DAC61401 Relative Accuracy vs Temperature




Figure 5-19. DAC61401 DNL vs Temperature




Figure 5-20. TUE vs Temperature




Figure 5-21. Unipolar Offset Error vs Temperature

5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $I_{OV_{DD}} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




Figure 5-22. Unipolar Zero Code Error vs Temperature




Figure 5-23. Bipolar Zero Code Error vs Temperature




Figure 5-24. Bipolar Zero Error vs Temperature




Figure 5-25. Gain Error vs Temperature




Figure 5-26. Full-Scale Error vs Temperature




Figure 5-27. Supply Current (I_{VDD}) vs Digital Input Code

5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $I_{OVDD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




Figure 5-28. Supply Current (I_{AVDD} , I_{AVSS}) vs Digital Input Code






Figure 5-29. Supply Current (I_{OVDD}) vs Supply Voltage



DAC range = $\pm 20\text{ V}$

Figure 5-30. Supply Current vs Temperature



DAC range = $\pm 20\text{ V}$

Figure 5-31. Power-Down Current vs Temperature




Figure 5-32. Headroom and Footroom From Supply vs Output Current





Figure 5-33. Source and Sink Capability


5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




DAC range = $\pm 10\text{ V}$

Figure 5-34. Full-Scale Settling Time, Rising Edge




DAC range = $\pm 10\text{ V}$

Figure 5-35. Full-Scale Settling Time, Falling Edge




DAC range = $\pm 20\text{ V}$

Figure 5-36. DAC Output Enable Glitch



DAC range = $\pm 10\text{ V}$

Figure 5-37. Glitch Impulse, 1-LSB Step, Rising Edge



DAC range = $\pm 10\text{ V}$

Figure 5-38. Glitch Impulse, 1-LSB Step, Falling Edge





Figure 5-39. Power-Up Response

5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)



5.13 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$, $IOV_{DD} = 1.8\text{ V}$, external reference, unipolar ranges: $AV_{SS} = 0\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, bipolar ranges: $AV_{SS} \leq V_{MIN} - 1.5\text{ V}$ and $AV_{DD} \geq V_{MAX} + 1.5\text{ V}$ for the DAC range, and DAC output unloaded (unless otherwise noted)




图 5-46. Internal Reference Noise Density vs Frequency




图 5-47. Internal Reference Noise





图 5-48. Internal Reference Temperature Drift Histogram



$V_{OUT} = 0\text{ V}$ (DAC code at midscale), output unloaded,
 $AV_{DD} = 10\text{ V}$, $AV_{SS} = -10\text{ V}$, $V_{DD} = 5\text{ V}$,
supply noise $V_{PP} = 0.2\text{ V}$

图 5-49. AC Power Supply Rejection Ratio (PSSR-AC)

6 Detailed Description


6.1 Overview

The 16-bit DAC81401 and 14-bit DAC61401 (DACx1401) are a pin-compatible family of single-channel, buffered, high-voltage output DACs. The DACx1401 offer bipolar output voltages: ± 20 V, ± 10 V, and ± 5 V; and full-scale unipolar output voltages: 40 V, 10 V, and 5 V. The DAC output range is programmable. These devices are monotonic and provide exceptional linearity of less than 1 LSB (maximum).

The DACx1401 integrate a 2.5-V internal reference with maximum 10-ppm/ $^{\circ}$ C drift. The internal power-on reset circuit is designed to power the DAC output in power-down mode. The DAC remains in this mode until the output is enabled. The VSENSEP pin can sense the load voltage, while the CCOMP pin is used to connect an external compensation capacitor to support capacitive load larger than 2 nF.

The digital interface of the DACx1401 uses a 4-wire serial peripheral interface (SPI) that operates at clock rates of up to 50 MHz supporting 1.7-V to 5.5-V operation.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Digital-to-Analog Converter (DAC) Architecture

The DACx1401 devices consist of an R-2R ladder digital-to-analog converter (DAC) with ground buffer and a rail-to-rail output buffer amplifier. These devices also include an internal 2.5-V reference. If the internal reference is not used, the reference voltage can be provided externally. セクション 6.2 shows a simplified block diagram of the device architecture.

6.3.2 R-2R Ladder DAC

The DAC architecture consists of a voltage-output, segmented, R-2R ladder shown in 図 6-1. The device incorporates a dedicated reference buffer that provides constant input impedance with code at the VREFIO pin. The output of the reference buffers drives the R-2R ladder. A production trim process provides excellent linearity and low glitch.




図 6-1. DACx1401 R-2R Ladder DAC

6.3.3 Programmable Gain Output Buffer

The voltage output stage, as conceptualized in 図 6-2, provides the voltage output according to the DAC code and the output range setting.




図 6-2. DACx1401 Voltage Output

The DAC output range can be programmed. 表 6-1 shows the range and corresponding gain.

表 6-1. Voltage Output Range vs Gain Setting

MODE	VOLTAGE OUTPUT RANGE	GAIN
Unipolar	5 V	2.0
	6 V (20% overrange)	2.4
	10 V	4.0
	12 V (20% overrange)	4.8
	20 V	8.0
	24 V (20% overrange)	9.6
Bipolar	±5 V	4.0
	±6 V (20% overrange)	4.8
	±10 V	8.0
	±12 V (20% overrange)	9.6
	±20 V	16.0

The output voltage (V_{OUT}) can be expressed as 式 1 and 式 2.

For unipolar output mode

$$V_{OUT} = V_{REFIO} \times GAIN \times \frac{CODE}{2^N} \quad (1)$$

For bipolar output mode

$$V_{OUT} = V_{REFIO} \times GAIN \times \frac{CODE}{2^N} - GAIN \times \frac{V_{REFIO}}{2} \quad (2)$$

Where:

- CODE is the decimal equivalent of the code loaded to the DAC register
- N is the bits of resolution; 16-bits for DAC81401, 12-bits for DAC61401
- $V_{REFIO} = 2.5\text{ V}$ is the reference voltage (internal or external)
- GAIN is the gain factor assigned to each output voltage output range as shown in 表 6-1

The output amplifiers can drive up to $\pm 15\text{ mA}$ with 1.5-V supply headroom while maintaining the specified total unadjusted error (TUE) specification for the device. The output stage has short-circuit current protection that limits the output current to 40 mA. The device is designed to drive capacitive loads up to 2 nF with the CCOMP pin unconnected. For capacitive loads greater than 2 nF, an external compensation capacitor (470 pF typical) must be connected between the CCOMP and VOUT pins to keep the output voltage stable, but at the expense of reduced bandwidth and increased settling time. With the external compensation capacitor, the device is able to drive capacitive loads up to 1 μF (セクション 5.5).

6.3.4 Sense Pins

The VSENSEP pin is provided to enable sensing of the load by connecting to points electrically closer to the load. This configuration allows the internal output amplifier to make sure that the correct voltage is applied across the load, as long as headroom is available on the power supply. The VSENSEP pin is used to correct for resistive drops on the system board, and are connected to VOUT at the pin. In some cases, both VOUT and VSENSEP are brought out through separate lines and connected remotely together at the load. In such cases, if the VSENSEP line is cut, then the amplifier loop is broken. Use a 5-k Ω resistor between the VOUT and VSENSEP pins to maintain proper amplifier operation.

At device start up, the power-on reset circuit makes sure that all registers are at default values. The voltage output buffer is in a Hi-Z state. However, the VSENSEP pin connects to the amplifier inputs through an internal 40-k Ω feedback resistor (図 6-2). If the VOUT and VSENSEP pins are connected together, the VOUT pin is also connected to the same node through the feedback resistor. This node is protected by internal circuitry and settles to a value between GND and the reference input.

6.3.5 DAC Register Structure

Data written to the DAC data registers are initially stored in the DAC buffer registers. The transfer of data from the DAC buffer registers to the active registers occurs immediately (asynchronous update). After the active registers are updated, the DAC output changes to the new values. After a power-on or reset event, the DAC data register sets to zero code, the DAC output amplifier powers down, and the DAC output connects to ground.

6.3.5.1 Output Update

The DAC double-buffered architecture enables data updates without disturbing the analog output. Data updates are performed asynchronously. In the update mode, a minimum wait time of 2.4 μs ($t_{DACWAIT}$) is required between DAC output updates.

During update mode, a DAC data register write results in an immediate update of the DAC active register and the DAC output on a SYNC rising edge. The wait time is governed by SYNC timing (図 5-3).

6.3.5.2 Software Clear

The DAC output is set in clear mode through the SOFT-CLR bit in the TRIGGER register. In clear mode, the DAC data register is set to either zero code if configured for unipolar range operation or midscale code if set for bipolar range operation. A clear command forces the DAC to clear the contents of the buffer and active registers to the clear code.

6.3.5.2.1 Software Reset Mode

The DACx1401 implements a software reset feature. A device software reset is initiated by writing reserved code 0b1010 to SOFT-RESET in the TRIGGER register. The software reset command is triggered on the SYNC rising edge of the instruction.

6.3.6 Internal Reference

The device includes a precision 2.5-V bandgap reference with a maximum temperature drift of 10 ppm/°C. The internal reference is in power-down mode by default.

The internal reference voltage is available at the VREFIO pin and can source up to 5 mA. To filter noise, place a minimum 150-nF capacitor between the reference output and ground.

External reference operation is also supported. The external reference is applied to the VREFIO pin. If using an external reference, power down the internal reference.

6.3.7 Power-Supply Sequence

The DACx1401 has an internal power-on reset (POR) circuitry for both the digital and analog VDD and positive power AVDD supplies. This circuitry makes sure that the internal logic and power-on state of the DAC power up to the proper state independent of the supply sequence.

6.3.7.1 Power-On Reset (POR)

The device incorporates a power-on reset function. After the supplies reach the minimum specified values, a POR event is issued. Additionally, a POR event can be initiated by a SOFT-RESET command.

A POR event causes all registers to initialize to default values, and communication with the device is valid only after a 1-ms POR delay. After a POR event, the device is set to power-down mode, where the DAC and internal reference are powered down and the DAC output is connected to ground through a 10-kΩ internal resistor.

6.3.8 Thermal Alarm

The device incorporates a thermal shutdown that is triggered when the die temperature exceeds 140°C. A thermal shutdown sets the TEMP-ALM bit in the STATUS register, and causes the DAC output to power-down. However, the internal reference remains powered on. The FAULT pin can be configured to monitor a thermal shutdown condition by setting the TEMPALM-EN bit in the SPICONFIG register. After a thermal shutdown is triggered, the device stays in shutdown even after the device temperature lowers.

The die temperature must fall to less than 140°C before the device can be returned to normal operation. To resume normal operation, the thermal alarm must be cleared through the ALM-RESET bit in the TRIGGER register while the DAC channel is in power-down mode.

6.4 Device Functional Modes

6.4.1 Power Down Mode

The device output amplifiers and internal reference power-down status can be individually configured and monitored through the DAC-PWDWN bit. Setting DAC in power-down mode disables the output amplifier and clamps the output pin to ground through an internal 10-kΩ resistor.

The DAC data registers are not cleared when the DAC goes into power-down mode. Upon return to normal operation, the DAC output voltages return to the same respective voltages prior to the device entering power-down mode. The DAC data registers can be updated while in power-down mode, which allows for changing the power-on voltage, if required.

After a power-on or reset event, the DAC output and the internal reference are in power-down mode. The entire device can be configured into power-down or active modes through the DEV-PWDWN bit.

6.5 Programming

The DACx1401 family of devices is controlled through a flexible four-wire serial interface that is compatible with SPI type interfaces used on many microcontrollers and DSP controllers. The interface provides read and write access to all registers of the DACx1401 devices. Additionally, the interface can be configured to daisy-chain multiple devices for write operations.

6.5.1 Stand-Alone Operation

A serial interface access cycle is initiated by asserting the $\overline{\text{SYNC}}$ pin low. The serial clock, SCLK, can be a continuous or gated clock. SDIN data are clocked in SCLK falling edges. A regular serial interface access cycle is 24 bits long with error checking disabled and 32 bits long with error checking enabled. Therefore, the $\overline{\text{SYNC}}$ pin must stay low for at least 24 or 32 SCLK falling edges. The access cycle ends when the $\overline{\text{SYNC}}$ pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. If the access cycle contains more than the minimum clock edges, only the first 24 or 32 bits are used by the device. When $\overline{\text{SYNC}}$ is high, the SCLK and SDIN signals are blocked, and SDO is in a Hi-Z state.

表 6-2 describes the format for an error-checking-disabled access cycle (24-bits long). The first byte input to SDIN is the instruction cycle. The instruction cycle identifies the request as a read or write command and the 6-bit address that is to be accessed. The last 16 bits in the cycle form the data cycle.

表 6-2. Serial Interface Access Cycle

BIT	FIELD	DESCRIPTION
23	R/W	Identifies the communication as a read or write command to the address register: R/W = 0 sets a write operation. R/W = 1 sets a read operation.
22	x	Don't care bit.
21-16	A[5:0]	Register address — specifies the register to be accessed during the read or write operation.
15-0	DI[15:0]	Data cycle bits: If a write command, the data cycle bits are the values to be written to the register with address A[5:0]. If a read command, the data cycle bits are don't care values.

Read operations require that the SDO pin is first enabled by setting the SDO-EN bit in the SPICONFIG register. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data. The output data format is shown in 表 6-3. Data are clocked out on the SDO pin either on the falling edge or rising edge of SCLK according to the FSDO bit in the SPICONFIG register.

表 6-3. SDO Output Access Cycle

BIT	FIELD	DESCRIPTION
23	R/W	Echo R/W from previous access cycle.
22	x	Echo bit 22 from previous access cycle.
21-16	A[5:0]	Echo address from previous access cycle.
15-0	DO[15:0]	Readback data requested on previous access cycle.

6.5.2 Daisy-Chain Operation

For systems that contain several DACx1401 devices, the SDO pin can be used to daisy-chain devices together. The daisy-chain feature is useful in reducing the number of serial interface lines. The SDO pin must be enabled by setting the SDO-EN bit in the SPICONFIG register before initiating daisy-chain operation.

The first falling edge on the $\overline{\text{SYNC}}$ pin starts the operation cycle (see [Figure 6-4](#)). If more than 24 clock pulses are applied while the $\overline{\text{SYNC}}$ pin is kept low, the data ripple out of the shift register and are clocked out on the SDO pin, either on the falling edge or rising edge of SCLK according to the FSDO bit. By connecting the SDO output of the first device to the SDI input of the next device in the chain, a multiple-device interface is constructed ([Figure 6-3](#)).




Figure 6-3. Daisy-Chain Setup

Each device in the system requires 24 clock pulses. As a result the total number of clock cycles must be equal to $24 \times N$, where N is the total number of devices in the daisy chain. When the serial transfer to all devices is complete the $\overline{\text{SYNC}}$ signal is taken high. This action transfers the data from the SPI shift registers to the internal register of each device in the daisy chain, and prevents any further data from being clocked into the input shift register.




Figure 6-4. Serial Interface Daisy-Chain Write Cycle

6.5.3 Frame Error Checking

If the device is used in a noisy environment, error checking can be used to check the integrity of SPI data communication between the device and the host processor. This feature is enabled by setting the CRC-EN bit in the SPICONFIG register.

The error checking scheme is based on the CRC-8-ATM (HEC) polynomial: $x^8 + x^2 + x + 1$ (100000111). When error checking is enabled, the serial interface access cycle width is 32 bits. The normal 24-bit SPI data are appended with an 8-bit CRC polynomial by the host processor before feeding the data to the device. In all serial interface readback operations, the CRC polynomial is output on the SDO pin as part of the 32-bit cycle.

表 6-4. Error Checking Serial Interface Access Cycle

BIT	FIELD	DESCRIPTION
31	R/W	Identifies the communication as a read or write command to the address register. R/W = 0 sets a write operation. R/W = 1 sets a read operation.
30	CRC-ERROR	Reserved bit. Set to zero.
29:24	A[5:0]	Register address. Specifies the register to be accessed during the read or write operation.
23:8	DI[15:0]	Data cycle bits. If a write command, the data cycle bits are the values to be written to the register with address A[5:0]. If a read command, the data cycle bits are don't care values.
7:0	CRC	8-bit CRC polynomial.

The device decodes the 32-bit access cycle to compute the CRC remainder on $\overline{\text{SYNC}}$ rising edges. If no error exists, the CRC remainder is zero and data are accepted by the device.

A write operation failing the CRC check causes the data to be ignored by the device. After the write command, a second access cycle can be issued to determine the error checking results (CRC-ERROR bit) on the SDO pin.

If there is a CRC error, the CRC-ALM bit of the STATUS register is set to 1. The $\overline{\text{FAULT}}$ pin can be configured to monitor a CRC error by setting the CRCALM-EN bit in the SPICONFIG register.

表 6-5. Write Operation Error Checking Cycle

BIT	FIELD	DESCRIPTION
31	R/W	Echo R/W from previous access cycle (R/W = 0).
30	CRC-ERROR	Returns a 1 when a CRC error is detected, otherwise returns a 0.
29:24	A[5:0]	Echo address from previous access cycle.
23:8	DO[15:0]	Echo data from previous access cycle.
7:0	CRC	Calculated CRC value of bits 31:8.

A read operation must be followed by a second access cycle to get the requested data on the SDO pin. The error check result (CRC-ERROR bit) from the read command is output on the SDO pin.

As in the case of a write operation failing the CRC check, the CRC-ALM bit of the STATUS register is set to 1, and the $\overline{\text{FAULT}}$ pin, if configured for CRC alerts, is set low.

表 6-6. Read Operation Error Checking Cycle

BIT	FIELD	DESCRIPTION
31	R/W	Echo R/W from previous access cycle (R/W = 1).
30	CRC-ERROR	Returns a 1 when a CRC error is detected, otherwise returns a 0.
29:24	A[5:0]	Echo address from previous access cycle.
23:8	DO[15:0]	Readback data requested on previous access cycle.

表 6-6. Read Operation Error Checking Cycle (続き)

BIT	FIELD	DESCRIPTION
7:0	CRC	Calculated CRC value of bits 31:8.

7 Register Map

表 7-1 lists the memory-mapped registers for the device. Consider all register addresses not listed as reserved locations and do not modify the register contents.

表 7-1. Register Map

ADDR (HEX)	REGISTER	TYPE	RESET (HEX)	BIT DESCRIPTION															
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00	NOP	W	0000	NOP[15:0]															
01	DEVICEID	R	029C ⁽¹⁾ or 024C ⁽²⁾	DEVICEID[13:0]											VERSIONID[1:0]				
02	STATUS	R	0000	RESERVED										CRC-ALM	DAC-BUSY	TEMP-ALM			
03	SPICONFIG	R/W	0AA4	RESERVED				TEMPA LM-EN	DACBU SY-EN	CRCAL M-EN	RESERVED			DEV- PWDWN	CRC- EN	RSVD	SDO- EN	FSDO	RSVD
04	GENCONFIG	R/W	4000	RSVD	REF- PWDWN	RESERVED													
09	DACPWDWN	R/W	FFFF	RESERVED													DAC- PWDWN		
0A	DACRANGE	W	0000	RESERVED										DAC-RANGE[3:0]					
0E	TRIGGER	R/W	0000	RESERVED					SOFT- CLR	ALM- RESET	RESERVED				SOFT-RESET[3:0]				
10	DAC	W	0000	DAC-DATA[15:0]															

(1) Reset code for DAC81401.

(2) Reset code for DAC61401.

7.1 Registers

表 7-2 lists the memory-mapped registers for the device. All register offset addresses not listed in 表 7-2 are reserved locations. Do not modify the register contents.

表 7-2. Registers

Offset	Acronym	Register Name	Section
00h	NOP	NOP Register	Go
01h	DEVICEID	DEVICE ID Register	Go
02h	STATUS	STATUS Register	Go
03h	SPICONFIG	SPI CONFIG Register	Go
04h	GENCONFIG	GENERAL CONFIG Register	Go
09h	DACPWDWN	DAC POWER DOWN Register	Go
0Ah	DACRANGE	DAC RANGE Register	Go
0Eh	TRIGGER	TRIGGER Register	Go
10h	DAC	DAC DATA Register	Go

NOP Register (Offset = 00h) [reset = 0000h]

NOP is shown in 図 7-1 and described in 表 7-3.

Return to [Summary Table](#).

図 7-1. NOP Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOP[15:0]															
W-0000h															

表 7-3. NOP Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	NOP	W	0000h	No operation. Write 0000h for proper no-operation command

DEVICEID Register (Offset = 01h) [reset = 0A70h or 0930h]

The device ID is shown in 図 7-2 and described in 表 7-4.

Return to [Summary Table](#).

図 7-2. DEVICEID Register

15	14	13	12	11	10	9	8
DEVICEID[13:6]							
R							
7	6	5	4	3	2	1	0
DEVICEID[5:0]						VERSIONID[1:0]	
R-00h						R-0h	

表 7-4. DEVICEID Register Field Descriptions

Bit	Field	Type	Reset	Description
15:2	DEVICEID	R	029Ch or 024Ch	Device ID 029C: DAC81401 (16 Bits) 024C: DAC61401 (12 Bits)

表 7-4. DEVICEID Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
1:0	VERSIONID	R	0h	Version ID. Subject to change

STATUS Register (Offset = 02h) [reset = 0000h]

The status register is shown in [図 7-3](#) and described in [表 7-5](#).

Return to [Summary Table](#).

図 7-3. STATUS Register

15	14	13	12	11	10	9	8
RESERVED							
R-00h							
7	6	5	4	3	2	1	0
RESERVED					CRC-ALM	DAC-BUSY	TEMP-ALM
R-00h					R-0h	R-0h	R-0h

表 7-5. STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
15:3	RESERVED	N/A	0h	Reserved
2	CRC-ALM	R	0h	CRC Alarm 0: no error in CRC 1: CRC error indicated
1	DAC-BUSY	R	0h	DAC Busy 0: DAC is ready for update 1: DAC is not ready for update
0	TEMP-ALM	R	0h	Temperature Alarm 0: No thermal alarm 1: Die temperature is over +140°C. A thermal alarm event forces the DAC output to go into power-down mode

SPICONFIG Register (Offset = 03h) [reset = 0AA4h]

The SPI configuration register is shown in [図 7-4](#) and described in [表 7-6](#).

Return to [Summary Table](#).

図 7-4. SPICONFIG Register

15	14	13	12	11	10	9	8
RESERVED				TEMPALM-EN	DACBUSY-EN	CRCALM-EN	RESERVED
R-0h				R/W-1h	R/W-0h	R/W-1h	R-0h
7	6	5	4	3	2	1	0
RESERVED		DEV-PWDWN	CRC-EN	RESERVED	SDO-EN	FSDO	RESERVED
R-1h	R-0h	R/W-1h	R/W-0h	R-0h	R/W-1h	R/W-0h	R-0h

表 7-6. SPICONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15:12	RESERVED	R	0h	Reserved
11	TEMPALM-EN	R/W	1h	Temperature alarm enable 0: Thermal alarm does not trigger the FAULT pin 1: Thermal alarm triggers the FAULT pin
10	DACBUSY-EN	R/W	0h	DAC busy indicator enable 0: No DAC busy indicator 1: The FAULT pin is set between DAC output updates. This alarm resets automatically
9	CRCALM-EN	R/W	1h	CRC alarm enable 0: No CRC alarm indicator 1: A CRC error triggers the FAULT pin
8:6	RESERVED	R	2h	Reserved
5	DEV-PWDWN	R/W	1h	Device power-down enable 0: The device is in active mode 1: The device is in power-down mode
4	CRC-EN	R/W	0h	CRC enable 0: No CRC 1: frame error checking is enabled
3	RESERVED	R	0h	Reserved
2	SDO-EN	R/W	1h	SDO pin enable 0: The SDO pin is not operational 1: The SDO pin is operational
1	FSDO	R/W	0h	Fast SDO bit enable 0: SDO updates on SCLK rising edges 1: SDO updates on SCLK falling edges
0	RESERVED	R	0h	Reserved

GENCONFIG Register (Offset = 04h) [reset = 0000h]

The general configuration register is shown in [図 7-5](#) and described in [表 7-7](#).

Return to [Summary Table](#).

図 7-5. GENCONFIG Register

15	14	13	12	11	10	9	8
RESERVED	REF-PWDWN	RESERVED					
R-0h	R/W-1h	R-00h					
7	6	5	4	3	2	1	0
RESERVED							
R-00h							

表 7-7. GENCONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
15	RESERVED	R	0h	Reserved
14	REF-PWDWN	R/W	1h	Reference power down 0: Internal reference enabled 1: Internal reference disabled
13:0	RESERVED	R	0000h	Reserved

DACPWDWN Register (Offset = 09h) [reset = FFFFh]

The DAC power-down register is shown in [図 7-6](#) and described in [表 7-8](#).

Return to [Summary Table](#).

図 7-6. DACPWDWN Register

15	14	13	12	11	10	9	8
RESERVED							
R-FFh							
7	6	5	4	3	2	1	0
RESERVED							DAC-PWDWN
R-FFh							R/W-1h

表 7-8. DACPWDWN Register Field Descriptions

Bit	Field	Type	Reset	Description
15:1	RESERVED	N/A	FFFFh	Reserved
0	PDN	R/W	0h	DAC power down bit 0: DAC is enabled 1: DAC is powered down and the output is connected to ground through a 10-kΩ internal resistor

DACRANGE Register (Offset = 0Ah) [reset = 0000h]

The DAC range register is shown in [図 7-7](#) and described in [表 7-9](#).

Return to [Summary Table](#).

図 7-7. DACRANGE Register

15	14	13	12	11	10	9	8
RESERVED							
N/A-0h							
7	6	5	4	3	2	1	0
RESERVED				DAC-RANGE3:0			
N/A-0h				R/W-0h			

表 7-9. DACRANGE Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	RESERVED	N/A	000h	Reserved
3:0	DAC-RANGE	R/W	0h	Sets the output range for the corresponding DAC. 0000: 0 V to 5 V 1000: 0 V to 6 V 0001: 0 V to 10 V 1001: 0 V to 12 V 0010: 0 V to 20 V 1010: 0 V to 24 V 0011: 0 V to 40 V 0101: -5.0 V to +5.0 V 1101: -6.0 V to +6.0 V 0110: -10.0 V to +10.0 V 1110: -12.0 V to +12.0 V 0111: -20.0 V to +20.0 V All other combinations invalid

TRIGGER Register (Offset = 0Eh) [reset = 0000h]

The trigger register is shown in [図 7-8](#) and described in [表 7-10](#).

Return to [Summary Table](#).

図 7-8. TRIGGER Register

15	14	13	12	11	10	9	8
RESERVED						SOFT-CLR	ALM-RESET
W-00h						W-0h	W-0h
7	6	5	4	3	2	1	0
RESERVED				SOFT-RESET[3:0]			
W-0h				W-0h			

表 7-10. TRIGGER Register Field Descriptions

Bit	Field	Type	Reset	Description
15:10	RESERVED	W	00h	Reserved
9	SOFT-CLR	W	0h	Software clear of the DAC output 0: DAC output remains unchanged 1: DAC output is cleared
8	ALM-RESET	W	0h	Set this bit to 1 to clear an alarm event. Not applicable for a DAC-BUSY alarm event
7-4	RESERVED	W	0h	Reserved
3:0	SOFT_RESET	W	0h	Set these bits to reserved code 0b1010 to reset the device to the default state

DAC Register (Offset = 10h) [reset = 0000h]

The DAC data register is shown in [図 7-9](#) and described in [表 7-11](#).

Return to [Summary Table](#).

図 7-9. DAC Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DAC-DATA[15:0]															
W-0000h															

表 7-11. DAC Register Field Descriptions

Bit	Field	Type	Reset	Desc
	DAC-DATA	W	0h	Stores the 16-bit or 12-bit data to be loaded to DAC in MSB-aligned straight-binary format. Data use the following format: DAC81401: {DATA[15:0]} DAC61401: {DATA[11:0], x, x, x, x} x – Don't care bits

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

8.2 Typical Application

The DAC81401 output (VOUT) is capable of providing from -20 V to $+40\text{ V}$. However, some applications require even higher voltages. [図 8-1](#) shows a simplified diagram to design the high-voltage requirement for this application using the DAC81401 with an external high-voltage gain stage.




図 8-1. High-Voltage Gain-Stage Block Diagram

8.2.1 Design Requirements

- Voltage range: $\pm 40\text{ V}$, 0 V to 80 V
- Minimum external power supplies: HV+ and HV–

8.2.2 Detailed Design Procedure

The DAC81401 is a great choice for this application because of the device exceptional linearity and noise performance.

The DAC81401 is capable of providing output voltage 0 V to 40 V or ± 20 V. In high-voltage applications where the voltage requirement is beyond 0 V to 40 V or ± 20 V, a high-voltage gain stage can be used to get an voltage ranging from 0 V to 80 V or ± 40 V. This high-voltage gain stage requires an external high-voltage power supply.

8.2.2.1 Key Components

- U1, U2—OPA593 85-V, low-offset, low-noise, 10-MHz, 250-mA output current, precision operational amplifier
- U3—OPA189 36-V, low-offset, low-drift, low-noise, 14-MHz precision operational amplifier
- D1, D2, D4, D5, D7, D8—Schottky diode 100-V, 150-mA, 0.7-V forward voltage, fast switching
- D3, D6—85-V standoff voltage, high-current, bidirectional TVS
- R1, R2—low temperature coefficient and high accuracy ($< 0.01\%$) thin film resistors
- R5, R6—low temperature coefficient and high accuracy ($< 0.01\%$) thin film resistors

8.2.2.2 Compensation Capacitor

The 470-pF compensation capacitor is optional and the CCOMP pin can be left floating. This compensation capacitor is only required if the load capacitor at the DAC81401 VOUT node is greater than 2 nF.

8.2.2.3 Gain Stage

The gain stage amplifies the DAC output voltage by 4 \times . This gain stage uses the OPA593 (U1), which supports an output voltage from 0 V to 85 V or ± 42.5 V. At the gain stage output, obtain 0 V to 80 V ± 40 V by programming the DAC output 0 V to 20 V or ± 10 V, respectively. For a given gain-stage output, calculate the DAC output by the following equation:

$$V_{OUT} = \frac{V_{OUT_HV}}{4} \quad (3)$$

Where:

- VOUT: output voltage of DAC81401
- VOUT_HV: output of the gain stage (U1) in block diagram

The gain stage output vs DAC output plot is provided in [Figure 8-2](#) and [Figure 8-3](#) for both unipolar and bipolar modes, respectively.

8.2.2.4 Attenuation and Buffer Stage

To avoid any unintended I-R drop, connect VOUT and VSENSEP close to the load, and the voltage value for VSENSEP and VOUT must be same. Therefore, the gain stage output voltage is first buffered (U2) and then attenuated by a factor of 4 \times with resistor divider R5 and R6.

VSENSEP has an input impedance of approximately 50 k Ω , and the resistor divider voltage cannot be connected directly, which causes erroneous voltage due to loading. This voltage output is first buffered (U3) and then connected to VSENSEP node of DAC81401 to close the internal feedback loop with VOUT.

8.2.2.5 External Power Supply

An external high-voltage power supply is required for the OPA593 used in the gain stage (U1) and attenuation stage (U2). The power supply must meet the headroom and footroom requirements as per the [OPA593 data sheet](#). These external power supplies needs to be provided from high voltage supply source. Typical values used for HV+ and HV– are +41 V and –41 V, or 81 V and 0 V, respectively.

$$HV + = \max(V_{OUT_HV}) + \text{headroom (OPA593)} \quad (4)$$

$$HV - = \min(V_{OUT_HV}) - \text{footroom (OPA593)} \quad (5)$$

Where VOUT_HV is output of the gain stage (U1) in block diagram.

8.2.2.6 Protection Design

If the device output pins are exposed to industrial transient testing without external protection components, the internal diode structures of the DAC81401 become forward biased and conduct current. If the conducted current is large, as is common in high-voltage industrial transient tests, the structures become permanently damaged and impact the device functionality.

The gain-stage output and attenuation-stage input includes an external electrical-overstress protection circuit for short-circuit events. Protection is achieved by the transient voltage suppressor (TVS) diodes D3 and D6, and clamp-to-rail diodes D1, D2, D4, D5.

The combined effects of both TVS and clamp-to-rail diodes limits the current flowing into the device internal diode structures to prevent permanent damage. If the Schottky diode clamps VOUT to ± 1.5 V from the rail, then the peak current entering the device is equal to 80 mA, assuming $R1 = 10 \Omega$ and the diode FB is 0.7 V. Also include TVS diodes D3 and D6 at the gain-stage output and attenuation-stage input nodes to provide a discharge path for the energy sent to these nodes through diodes D3 and D6, and the internal diode structures. In the absence of these diodes, when current is diverted to these nodes, the decoupling capacitors charge, slowly increasing the voltage at these nodes, which can exceed the threshold limits of HV+ and HV–.

8.2.2.7 Design Accuracy

The gain stage output has an error contributed by mostly from:

- Offset voltage of U1 (OPA593): $\pm 100 \mu\text{V}$ offset voltage of OPA593 has a small error contribution to the static device performance. The error contribution from offset voltage is calculated to be 0.00025 %FSR using [式 6](#), considering a 40-V span for the gain stage output.







$$\text{error (\%FSR)} = \frac{\text{offset voltage}}{\text{gain stage voltage span}} \times 100 \quad (6)$$

- Gain resistors R1 and R2: Mismatch in ratio of R1 and R2 causes a gain error at the gain stage output. The error contribution due to mismatch in the ratio R1 and R2, is calculated to be 0.02%FSR using [式 7](#).

$$\text{error (\%FSR)} = \left(1 - \frac{(1 \pm \Delta R2)}{(1 \pm \Delta R1)} \right) \times 100 \quad (7)$$

The calculated error contributions from U1, R1, and R3 show that the final gain stage output is just as accurate as the DAC81401.

8.2.3 Application Curves



8.3 Initialization Set Up

To check the basic functionality and working of the DAC81401, follow the steps as described here:

- Power up the device with supply values AVDD = 15 V, AVSS = –15 V, VDD = 5 V and IOVDD = 3.3 V (these are just recommendation and can be different as per device operating conditions)
- Write SPI frame in the following sequence:
 - Write 0x0A04 to the SPI_CONFIG (0x03) register to power up the device
 - Write 0x0000 to the GEN_CONFIG (0x04) register to power up the internal reference
 - Write 0xFFFFE to the DAC_PWDWN (0x09) register to power up the DAC output
 - Write 0x0005 to the DACRANGE (0x0A) register to configure the DAC in ± 5 -V range, default output range is 0 V to 5 V
 - Write 0x0000, 0x7FFF or 0xFFFF to the DAC (0x10) register to configure the DAC81401 VOUT to 2.5-V, 0 V, or 2.5-V

8.4 Power Supply Recommendations

The device requires four power-supply inputs: IOVDD, VDD, AVDD, and AVSS. Connect a 0.1- μ F ceramic capacitor close to each power-supply pin. In addition, a 4.7- μ F or 10- μ F bulk capacitor is recommended for each power supply. Choose tantalum or aluminum types for the bulk capacitors.

External reference voltage of 2.5 V can be supplied to VREFIO pin provided VDD supply is powered up beforehand.

The digital pins of the DAC81401 (SCLK, SDI, $\overline{\text{SYNC}}$ and SDO) are not fail safe. Pull the digital pins to logic level high with IOVDD supply or after IOVDD supply, but not before.

There is no sequencing requirement for the power supplies. The DAC output range is configurable; therefore, sufficient power-supply headroom is required to achieve linearity at codes close to the power-supply rails. When sourcing or sinking current from or to the DAC output, account for the effects of power dissipation on the temperature of the device, and the device must not exceed the maximum junction temperature.

8.5 Layout

8.5.1 Layout Guidelines

Printed circuit board (PCB) layout plays a significant role in achieving desired ac and dc performance from the device and this kind of precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. As a general, rule keeping digital traces must be placed as far away from analog traces when possible.

An additional 1- μ F to 10- μ F capacitor and 0.1- μ F bypass capacitor are recommended to be placed close to the device.

- 0.1- μ F capacitor close to the device and another 1- μ F to 10- μ F capacitor for AVDD
- 0.1- μ F capacitor close to the device and another 1- μ F to 10- μ F capacitor for AVSS
- 0.1- μ F capacitor close to the device and another 1- μ F to 10- μ F capacitor for VDD
- 0.1- μ F capacitor close to the device and another 1- μ F capacitor (optional) for IOVDD
- 0.15- μ F capacitor at VREFIO pin for internal reference noise filtering

For best power-supply bypassing, place the bypass capacitors close to the respective power-supply pins. Provide unbroken ground reference planes for the digital signal traces, especially for the SPI signals. The FAULT signal is static line; therefore this line can lie on the analog side of the ground plane. An example layout is shown in the [Figure 8-8](#).

8.5.2 Layout Example




Figure 8-8. Layout Example

9 Device and Documentation Support

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
November 2023	*	Initial release.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC61401PWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC61401	Samples
DAC81401PWR	ACTIVE	TSSOP	PW	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAC81401	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated