

# DRV5055-Q1 車載用レシオメトリック・リニア・ホール効果センサ


## 1 特長

- レシオメトリック・リニア・ホール効果磁気センサ
- 3.3Vおよび5Vの電源で動作
- $V_{CC}/2$ の静止オフセット付きのアナログ出力
- 磁気感度オプション( $V_{CC} = 5V$ 時)
  - A1: 100mV/mT,  $\pm 21mT$ 範囲
  - A2: 50mV/mT,  $\pm 42mT$ 範囲
  - A3: 25mV/mT,  $\pm 85mT$ 範囲
  - A4: 12.5mV/mT,  $\pm 169mT$ 範囲
  - A5: -100mV/mT,  $\pm 21mT$ 範囲
- 高速な20kHzセンシング帯域幅
- $\pm 1mA$ 駆動の低ノイズ出力
- 磁石の温度ドリフトの補償
- 車載アプリケーション用にAEC-Q100認定済み
  - 温度グレード0:  $-40^{\circ}C \sim 150^{\circ}C$
- 標準の産業用パッケージ:
  - 表面実装のSOT-23
  - スルーホールのTO-92

## 2 アプリケーション

- 車載用位置センシング
- ブレーキ、アクセル、クラッチ・ペダル
- トルク・センサ、ギア・シフト
- スロットル位置、高さレベリング
- パワートレインおよびトランスミッション・コンポーネント
- 絶対角度のエンコード
- 電流検出

標準的な回路図



## 3 概要

DRV5055-Q1デバイスは、リニア・ホール効果センサで、磁束密度に正比例して応答します。このデバイスは、広範なアプリケーションにおいて、正確な位置センシングに使用できます。

このデバイスは、3.3Vまたは5Vの電源で動作します。磁界が存在しないとき、アナログ出力は $V_{CC}$ の半分に駆動されます。出力は、印加される磁束密度に対して線形的に変化し、5つの感度オプションによって、必要なセンシング範囲に基づいた最大出力電圧スイングが可能になります。磁界のN極とS極がそれぞれ固有の電圧を生成します。

パッケージの上面に垂直の磁束が検出され、2つのパッケージ・オプションでセンシング方向が異なります。


このデバイスは、レシオメトリック・アーキテクチャを使用し、外部のアナログ/デジタル・コンバータ(ADC)が基準として同じ $V_{CC}$ を使用しているとき、 $V_{CC}$ 許容範囲から誤差を除去できます。さらに、デバイスには磁石温度補償が搭載されており、磁石のドリフトを補償することで、 $-40^{\circ}C \sim +150^{\circ}C$ の広い温度範囲にわたって線形のパフォーマンスを実現します。

製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
DRV5055-Q1	SOT-23 (3)	2.92mm×1.30mm
	TO-92 (3)	4.00mm×3.15mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

磁気応答(A1、A2、A3、A4バージョン)



## 目次

<b>1</b>	特長 .....	<b>1</b>	7.4	Device Functional Modes .....	<b>13</b>
<b>2</b>	アプリケーション .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>14</b>
<b>3</b>	概要 .....	<b>1</b>	8.1	Application Information .....	<b>14</b>
<b>4</b>	改訂履歴 .....	<b>2</b>	8.2	Typical Application .....	<b>15</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.3	Do's and Don'ts .....	<b>17</b>
<b>6</b>	<b>Specifications</b> .....	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>18</b>
6.1	Absolute Maximum Ratings .....	<b>3</b>	<b>10</b>	<b>Layout</b> .....	<b>18</b>
6.2	ESD Ratings .....	<b>4</b>	10.1	Layout Guidelines .....	<b>18</b>
6.3	Recommended Operating Conditions .....	<b>4</b>	10.2	Layout Examples .....	<b>18</b>
6.4	Thermal Information .....	<b>4</b>	<b>11</b>	デバイスおよびドキュメントのサポート .....	<b>19</b>
6.5	Electrical Characteristics .....	<b>4</b>	11.1	ドキュメントのサポート .....	<b>19</b>
6.6	Magnetic Characteristics .....	<b>5</b>	11.2	ドキュメントの更新通知を受け取る方法 .....	<b>19</b>
6.7	Typical Characteristics .....	<b>6</b>	11.3	コミュニティ・リソース .....	<b>19</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>9</b>	11.4	商標 .....	<b>19</b>
7.1	Overview .....	<b>9</b>	11.5	静電気放電に関する注意事項 .....	<b>19</b>
7.2	Functional Block Diagram .....	<b>9</b>	11.6	Glossary .....	<b>19</b>
7.3	Feature Description .....	<b>9</b>	<b>12</b>	メカニカル、パッケージ、および注文情報 .....	<b>19</b>

## 4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision B (January 2018) から Revision C に変更

Page

• 量産用にリリース .....	<b>1</b>
------------------	----------

## 5 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23	TO-92		
V <sub>CC</sub>	1	1	—	Power supply. TI recommends connecting this pin to a ceramic capacitor to ground with a value of at least 0.01 $\mu$ F.
OUT	2	3	O	Analog output
GND	3	2	—	Ground reference

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power supply voltage	V <sub>CC</sub>	-0.3	7	V
Output voltage	OUT	-0.3	V <sub>CC</sub> + 0.3	V
Magnetic flux density, B <sub>MAX</sub>		Unlimited		T
Operating junction temperature, T <sub>J</sub>		-40	170	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2500
		Charged device model (CDM), per AEC Q100-011	±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Power-supply voltage <sup>(1)</sup>	3	3.63	V
		4.5	5.5	
I <sub>O</sub>	Output continuous current	–1	1	mA
T <sub>A</sub>	Operating ambient temperature <sup>(2)</sup>	–40	150	°C

(1) There are two isolated operating V<sub>CC</sub> ranges. For more information see the [Operating V<sub>CC</sub> Ranges](#) section.

(2) Power dissipation and thermal limits must be observed.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV5055-Q1		UNIT
		SOT-23 (DBZ)	TO-92 (LPG)	
		3 PINS	3 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	170	121	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	66	67	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	49	97	°C/W
Y <sub>JT</sub>	Junction-to-top characterization parameter	1.7	7.6	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	48	97	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

for V<sub>CC</sub> = 3 V to 3.63 V and 4.5 V to 5.5 V, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
I <sub>CC</sub>	Operating supply current		6	10	mA	
t <sub>ON</sub>	Power-on time (see <a href="#">Figure 18</a> )	B = 0 mT, no load on OUT		175	330	μs
f <sub>BW</sub>	Sensing bandwidth		20		kHz	
t <sub>d</sub>	Propagation delay time	From change in B to change in OUT		10		μs
B <sub>ND</sub>	Input-referred RMS noise density	V <sub>CC</sub> = 5 V		130	nT/√Hz	
		V <sub>CC</sub> = 3.3 V		215		
B <sub>N</sub>	Input-referred noise	B <sub>ND</sub> × 6.6 × √20 kHz	V <sub>CC</sub> = 5 V	0.12	mT <sub>PP</sub>	
			V <sub>CC</sub> = 3.3 V	0.2		
V <sub>N</sub>	Output-referred noise <sup>(2)</sup>	B <sub>N</sub> × S	DRV5055A1, DRV5055A5	12	mV <sub>PP</sub>	
			DRV5055A2	6		
			DRV5055A3	3		
			DRV5055A4	1.5		

(1) B is the applied magnetic flux density.

(2) V<sub>N</sub> describes voltage noise on the device output. If the full device bandwidth is not needed, noise can be reduced with an RC filter.

## 6.6 Magnetic Characteristics

 for  $V_{CC} = 3\text{ V}$  to  $3.63\text{ V}$  and  $4.5\text{ V}$  to  $5.5\text{ V}$ , over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
V <sub>Q</sub>	Quiescent voltage	B = 0 mT, T <sub>A</sub> = 25°C	V <sub>CC</sub> = 5 V	2.43	2.5	2.57	V
			V <sub>CC</sub> = 3.3 V	1.59	1.65	1.71	
V <sub>QΔT</sub>	Quiescent voltage temperature drift	B = 0 mT, T <sub>A</sub> = -40°C to 150°C versus 25°C	±1% × V <sub>CC</sub>			V	
V <sub>QRE</sub>	Quiescent voltage ratiometry error <sup>(2)</sup>		±0.2%				
V <sub>QΔL</sub>	Quiescent voltage lifetime drift	High-temperature operating stress for 1000 hours	< 0.5%				
S	Sensitivity	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	DRV5055A1	95	100	105	mV/mT
			DRV5055A2	47.5	50	52.5	
			DRV5055A3	23.8	25	26.2	
			DRV5055A4	11.9	12.5	13.2	
			DRV5055A5	-105	-100	-95	
		V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	DRV5055A1	57	60	63	
			DRV5055A2	28.5	30	31.5	
			DRV5055A3	14.3	15	15.8	
			DRV5055A4	7.1	7.5	7.9	
			DRV5055A5	-63	-60	-57	
B <sub>L</sub>	Linear magnetic sensing range <sup>(3) (4)</sup>	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	DRV5055A1, DRV5055A5	±21		mT	
			DRV5055A2	±42			
			DRV5055A3	±85			
			DRV5055A4	±169			
		V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	DRV5055A1, DRV5055A5	±22			
			DRV5055A2	±44			
			DRV5055A3	±88			
			DRV5055A4	±176			
V <sub>L</sub>	Linear range of output voltage <sup>(4)</sup>		0.2	V <sub>CC</sub> - 0.2		V	
S <sub>TC</sub>	Sensitivity temperature compensation for magnets <sup>(5)</sup>		0.12		%/°C		
S <sub>LE</sub>	Sensitivity linearity error <sup>(4)</sup>	V <sub>OUT</sub> is within V <sub>L</sub>	±1%				
S <sub>SE</sub>	Sensitivity symmetry error <sup>(4)</sup>	V <sub>OUT</sub> is within V <sub>L</sub>	±1%				
S <sub>RE</sub>	Sensitivity ratiometry error <sup>(2)</sup>	T <sub>A</sub> = 25°C, with respect to V <sub>CC</sub> = 3.3 V or 5 V	-2.5%		2.5%		
S <sub>ΔL</sub>	Sensitivity lifetime drift	High-temperature operating stress for 1000 hours	<0.5%				

(1) B is the applied magnetic flux density.

(2) See the [Ratiometric Architecture](#) section.







(3) B<sub>L</sub> describes the minimum linear sensing range at 25°C taking into account the maximum V<sub>Q</sub> and Sensitivity tolerances.

(4) See the [Sensitivity Linearity](#) section.

(5) S<sub>TC</sub> describes the rate the device increases Sensitivity with temperature. For more information, see the [Sensitivity Temperature Compensation for Magnets](#) section.


### 6.7 Typical Characteristics

for  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




**Typical Characteristics (continued)**

for  $T_A = 25^\circ\text{C}$  (unless otherwise noted)



**Typical Characteristics (continued)**

for  $T_A = 25^\circ\text{C}$  (unless otherwise noted)






## 7 Detailed Description

### 7.1 Overview

The DRV5055-Q1 is a 3-pin linear Hall effect sensor with fully integrated signal conditioning, temperature compensation circuits, mechanical stress cancellation, and amplifiers. The device operates from 3.3-V and 5-V ( $\pm 10\%$ ) power supplies, measures magnetic flux density, and outputs a proportional analog voltage that is referenced to  $V_{CC}$ .


### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Magnetic Flux Direction

As shown in [Figure 14](#), the DRV5055-Q1 is sensitive to the magnetic field component that is perpendicular to the top of the package.



**Figure 14. Direction of Sensitivity**

### Feature Description (continued)

Magnetic flux that travels from the bottom to the top of the package is considered positive in this document. This condition exists when a south magnetic pole is near the top (marked-side) of the package. Magnetic flux that travels from the top to the bottom of the package results in negative millitesla values.




Figure 15. The Flux Direction for Positive B

### 7.3.2 Magnetic Response

When the DRV5055-Q1 is powered, the DRV5055-Q1 outputs an analog voltage according to 式 1:

$$V_{OUT} = V_Q + B \times (\text{Sensitivity}_{(25^\circ\text{C})} \times (1 + S_{TC} \times (T_A - 25^\circ\text{C})))$$

where

- $V_Q$  is typically half of  $V_{CC}$
- $B$  is the applied magnetic flux density
- $\text{Sensitivity}_{(25^\circ\text{C})}$  depends on the device option and  $V_{CC}$
- $S_{TC}$  is typically 0.12%/°C
- $T_A$  is the ambient temperature
- $V_{OUT}$  is within the  $V_L$  range


(1)

As an example, consider the DRV5055A3 with  $V_{CC} = 3.3 \text{ V}$ , a temperature of  $50^\circ\text{C}$ , and  $67 \text{ mT}$  applied. Excluding tolerances,  $V_{OUT} = 1650 \text{ mV} + 67 \text{ mT} \times (15 \text{ mV/mT} \times (1 + 0.0012/^\circ\text{C} \times (50^\circ\text{C} - 25^\circ\text{C}))) = 2685 \text{ mV}$ .


### 7.3.3 Sensitivity Linearity

The device produces a linear response when the output voltage is within the specified  $V_L$  range. Outside this range, sensitivity is reduced and nonlinear. Figure 16 and Figure 17 graph the magnetic response.

**Feature Description (continued)**



**图 16. Magnetic Response of the A1, A2, A3, A4 Versions**



**图 17. Magnetic Response of the A5 Version**

式 2 calculates parameter  $B_L$ , the minimum linear sensing range at 25°C taking into account the maximum quiescent voltage and sensitivity tolerances.

$$B_{L(MIN)} = \frac{V_{L(MAX)} - V_{Q(MAX)}}{S_{(MAX)}} \tag{2}$$

The parameter  $S_{LE}$  defines linearity error as the difference in sensitivity between any two positive B values, and any two negative B values, while the output is within the  $V_L$  range.

The parameter  $S_{SE}$  defines symmetry error as the difference in sensitivity between any positive B value and the negative B value of the same magnitude, while the output voltage is within the  $V_L$  range.

**7.3.4 Ratiometric Architecture**

The DRV5055-Q1 has a ratiometric analog architecture that scales the quiescent voltage and sensitivity linearly with the power-supply voltage. For example, the quiescent voltage and sensitivity are 5% higher when  $V_{CC} = 5.25\text{ V}$  compared to  $V_{CC} = 5\text{ V}$ . This behavior enables external ADCs to digitize a consistent value regardless of the power-supply voltage tolerance, when the ADC uses  $V_{CC}$  as its reference.

## Feature Description (continued)

式 3 calculates the sensitivity ratiometry error:

$$S_{RE} = 1 - \frac{S_{(V_{CC})} / S_{(5V)}}{V_{CC} / 5V} \text{ for } V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \quad S_{RE} = 1 - \frac{S_{(V_{CC})} / S_{(3.3V)}}{V_{CC} / 3.3V} \text{ for } V_{CC} = 3 \text{ V to } 3.63 \text{ V}$$

where

- $S_{(V_{CC})}$  is the sensitivity at the current  $V_{CC}$  voltage
  - $S_{(5V)}$  or  $S_{(3.3V)}$  is the sensitivity when  $V_{CC} = 5 \text{ V}$  or  $3.3 \text{ V}$
  - $V_{CC}$  is the current  $V_{CC}$  voltage
- (3)

式 4 calculates quiescent voltage ratiometry error:

$$V_{QRE} = 1 - \frac{V_{Q(V_{CC})} / V_{Q(5V)}}{V_{CC} / 5V} \text{ for } V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \quad V_{QRE} = 1 - \frac{V_{Q(V_{CC})} / V_{Q(3.3V)}}{V_{CC} / 3.3V} \text{ for } V_{CC} = 3 \text{ V to } 3.63 \text{ V}$$

where

- $V_{Q(V_{CC})}$  is the quiescent voltage at the current  $V_{CC}$  voltage
  - $V_{Q(5V)}$  or  $V_{Q(3.3V)}$  is the quiescent voltage when  $V_{CC} = 5 \text{ V}$  or  $3.3 \text{ V}$
  - $V_{CC}$  is the current  $V_{CC}$  voltage
- (4)

### 7.3.5 Operating $V_{CC}$ Ranges

The DRV5055-Q1 has two recommended operating  $V_{CC}$  ranges: 3 V to 3.63 V and 4.5 V to 5.5 V. When  $V_{CC}$  is in the middle region between 3.63 V to 4.5 V, the device continues to function, but sensitivity is less known because there is a crossover threshold near 4 V that adjusts device characteristics.

### 7.3.6 Sensitivity Temperature Compensation for Magnets

Magnets generally produce weaker fields as temperature increases. The DRV5055-Q1 compensates by increasing sensitivity with temperature, as defined by the parameter  $S_{TC}$ . The sensitivity at  $T_A = 125^\circ\text{C}$  is typically 12% higher than at  $T_A = 25^\circ\text{C}$ . The DRV5055A5 absolute value of sensitivity increases with temperature.

### 7.3.7 Power-On Time

After the  $V_{CC}$  voltage is applied, the DRV5055-Q1 requires a short initialization time before the output is set. The parameter  $t_{ON}$  describes the time from when  $V_{CC}$  crosses 3 V until OUT is within 5% of  $V_Q$ , with 0 mT applied and no load attached to OUT. 图 18 shows this timing diagram.




图 18.  $t_{ON}$  Definition

## Feature Description (continued)

### 7.3.8 Hall Element Location

Figure 19 shows the location of the sensing element inside each package option.




Figure 19. Hall Element Location

## 7.4 Device Functional Modes

The DRV5055-Q1 has one mode of operation that applies when the *Recommended Operating Conditions* are met.

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Selecting the Sensitivity Option

Select the highest DRV5055-Q1 sensitivity option that can measure the required range of magnetic flux density, so that the output voltage swing is maximized.

Larger-sized magnets and farther sensing distances can generally enable better positional accuracy than very small magnets at close distances, because magnetic flux density increases exponentially with the proximity to a magnet. TI created an online tool to help with simple magnet calculations at <http://www.ti.com/product/drv5013>.

#### 8.1.2 Temperature Compensation for Magnets

The DRV5055-Q1 temperature compensation is designed to directly compensate the average drift of neodymium (NdFeB) magnets and partially compensate ferrite magnets. The residual induction ( $B_r$ ) of a magnet typically reduces by 0.12%/°C for NdFeB, and 0.20%/°C for ferrite. When the operating temperature of a system is reduced, temperature drift errors are also reduced.


#### 8.1.3 Adding a Low-Pass Filter

As shown in the *Functional Block Diagram*, an RC low-pass filter can be added to the device output for the purpose of minimizing voltage noise when the full 20-kHz bandwidth is not needed. This filter can improve the signal-to-noise ratio (SNR) and overall accuracy. Do not connect a capacitor directly to the device output without a resistor in between because doing so can make the output unstable.

#### 8.1.4 Designing for Wire Break Detection

Some systems must detect if interconnect wires become open or shorted. The DRV5055-Q1 can support this function.

First, select a sensitivity option that causes the output voltage to stay within the  $V_L$  range during normal operation. Second, add a pullup resistor between OUT and  $V_{CC}$ . TI recommends a value between 20 k $\Omega$  to 100 k $\Omega$ , and the current through OUT must not exceed the  $I_O$  specification, including current going into an external ADC. Then, if the output voltage is ever measured to be within 150 mV of  $V_{CC}$  or GND, a fault condition exists. [图 20](#) shows the circuit, and [表 1](#) describes fault scenarios.



**图 20. Wire Fault Detection Circuit**

表 1. Fault Scenarios and the Resulting  $V_{OUT}$

FAULT SCENARIO	$V_{OUT}$
$V_{CC}$ disconnects	Close to GND
GND disconnects	Close to $V_{CC}$
$V_{CC}$ shorts to OUT	Close to $V_{CC}$
GND shorts to OUT	Close to GND

## 8.2 Typical Application




图 21. Common Magnet Orientation

### 8.2.1 Design Requirements

Use the parameters listed in 表 2 for this design example.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$V_{CC}$	5 V
Magnet	15 × 5 × 5 mm NdFeB
Travel distance	12 mm
Maximum B at the sensor at 25°C	±75 mT
Device option	DRV5055A3

### 8.2.2 Detailed Design Procedure

Linear Hall effect sensors provide flexibility in mechanical design, because many possible magnet orientations and movements produce a usable response from the sensor. 图 21 shows one of the most common orientations, which uses the full north to south range of the sensor and causes a close-to-linear change in magnetic flux density as the magnet moves across.

When designing a linear magnetic sensing system, always consider these three variables: the magnet, sensing distance, and the range of the sensor. Select the DRV5055-Q1 with the highest sensitivity that has a  $B_L$  (linear magnetic sensing range) that is larger than the maximum magnetic flux density in the application. To determine the magnetic flux density the sensor receives, TI recommends using magnetic field simulation software, referring to magnet specifications, and testing.

### 8.2.3 Application Curve

Figure 22 shows the simulated magnetic flux from a NdFeB magnet.






Figure 22. Simulated Magnetic Flux



### 8.3 Do's and Don'ts

Because the Hall element is sensitive to magnetic fields that are perpendicular to the top of the package, a correct magnet approach must be used for the sensor to detect the field.  23 shows correct and incorrect approaches.



 23. Correct and Incorrect Magnet Approaches

## 9 Power Supply Recommendations


A decoupling capacitor close to the device must be used to provide local energy with minimal inductance. TI recommends using a ceramic capacitor with a value of at least 0.01  $\mu\text{F}$ .

## 10 Layout

### 10.1 Layout Guidelines

Magnetic fields pass through most nonferromagnetic materials with no significant disturbance. Embedding Hall effect sensors within plastic or aluminum enclosures and sensing magnets on the outside is common practice. Magnetic fields also easily pass through most printed-circuit boards, which makes placing the magnet on the opposite side possible.

### 10.2 Layout Examples



☒ 24. Layout Examples

## 11 デバイスおよびドキュメントのサポート

### 11.1 ドキュメントのサポート

#### 11.1.1 関連資料

関連資料については、以下を参照してください。

- 『[リニア・ホール効果センサによる角度の測定](#)』
- 『[増分式ロータリー・エンコーダ設計の考慮事項](#)』

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E ( Engineer-to-Engineer )* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5055A1EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	55A1Z	<a href="#">Samples</a>
DRV5055A1ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A1Z	<a href="#">Samples</a>
DRV5055A1ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A1Z	<a href="#">Samples</a>
DRV5055A2EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	55A2Z	<a href="#">Samples</a>
DRV5055A2ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A2Z	<a href="#">Samples</a>
DRV5055A2ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A2Z	<a href="#">Samples</a>
DRV5055A3EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	55A3Z	<a href="#">Samples</a>
DRV5055A3ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A3Z	<a href="#">Samples</a>
DRV5055A3ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A3Z	<a href="#">Samples</a>
DRV5055A4EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	55A4Z	<a href="#">Samples</a>
DRV5055A4ELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A4Z	<a href="#">Samples</a>
DRV5055A4ELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	55A4Z	<a href="#">Samples</a>
DRV5055Z2EDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 150	55Z2	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DRV5055-Q1 :**

- Catalog : [DRV5055](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5055A1EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5055A2EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5055A3EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5055A4EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5055Z2EDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.2	2.85	1.3	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5055A1EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5055A2EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5055A3EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5055A4EDBZRQ1	SOT-23	DBZ	3	3000	213.0	191.0	35.0
DRV5055Z2EDBZRQ1	SOT-23	DBZ	3	3000	210.0	185.0	35.0


LPG0003A



# PACKAGE OUTLINE

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221343/C 01/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE BOARD LAYOUT

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE:20X


4221343/C 01/2018

# TAPE SPECIFICATIONS

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221343/C 01/2018


# DBZ0003A



# PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/E 06/2024

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT


DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4214838/E 06/2024

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214838/E 06/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated