



SLOS572D - DECEMBER 2008 - REVISED OCTOBER 2010

DirectPath[™], Pop-Free 3Vrms Line Driver with Adjustable Gain

Check for Samples: DRV602

FEATURES

- DirectPath[™]
 - Eliminates Pop/Clicks
 - Eliminates Output DC-Blocking Capacitors
 - Provides Flat Frequency Response 20Hz–20kHz
- Low Noise and THD
 - SNR > 102 dB
 - Typical $V_N < 15 \mu Vms$
 - THD+N < 0.05% 20 Hz–20 kHz</p>
- Output Voltage into 2.5-kΩ Load
 - 2 Vrms with 3.3-V Supply Voltage
 - 3 Vrms with 5-V Supply Voltage
- 3Vrms Output Voltage into 2.5 kΩ Load With 5V Supply Voltage
- Differential Input

APPLICATIONS

- Set-Top Boxes
- PDP / LCD TV
- Blu-ray Disc[™], DVD-Players
- Home Theater in a Box

DESCRIPTION


The DRV602PW is a 3Vrms pop-free stereo line driver designed to allow the removal of the output dc-blocking capacitors for reduced component count and cost. The device is ideal for single supply electronics where size and cost are critical design parameters. Designed using TI's patented DirectPathTM technology, the DRV602 is capable of driving 3Vrms into a $2.5k\Omega$ load with 5V supply voltage. The device has differential inputs and uses external gain setting resistors, that supports a gain range of ± 1 V/V to ± 10 V/V. The use of external gain resistors also allows the implementation of a 2nd order low pass filter to compliment DAC's and SOC converters. The line output of the DRV602 has ± 8 kV IEC ESD protection. The DRV602 (referred to as the '602) has built-in shutdown control for pop-free on/off control.

Using the DRV602 in audio products can reduce component count compared to traditional methods of generating a 3Vrms output. The DRV602 doesn't require a power supply greater than 5V to generate its $8.5V_{PP}$ output, nor does it require a split rail power supply. The DRV602 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground biased 3Vrms output.

The DRV602 is available in a 14 pin TSSOP package.

If higher SNR, trimmed DC-offset and external undervoltage-mute functions are beneficial in the application, TI recommends the footprint compatible DRV603 (SLOS617).

For a stereo line and stereo HP driver see DRV604 (SLOS659).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DirectPath, TI FilterPro are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.




SLOS572D - DECEMBER 2008 - REVISED OCTOBER 2010

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PIN FUNCTIONS

			DESCRIPTION				
NAME			DESCRIPTION				
+INR	1	I	Right channel OPAMP positive input				
–INR	2	I	Right channel OPAMP negative input				
OUTR	3	0	Right channel OPAMP output				
SGND	4	I	Signal ground				
EN	5	I	Enable input, active high				
PVSS	6	0	Supply voltage				
CN	7	I/O	Charge pump flying capacitor negative terminal				
CP	8	I/O	Charge pump flying capacitor positive terminal				
PVDD	9	I	Positive supply				
PGND	10	I	Power ground				
NC	11		No internal connection				
OUTL	12	0	Left channel OPAMP output				
-INL	13	I	Left channel OPAMP negative input				
+INL	14	I	Left channel OPAMP positive input				

(1) I = input, O = output, P = power

SLOS572D - DECEMBER 2008-REVISED OCTOBER 2010

www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾ ⁽²⁾

over c	perating free-air temperature range		
		VALUE	UNIT
	Supply voltage, VDD to GND	–0.3 V to 5.5	V
VI	Input voltage	V_{SS} – 0.3 to V_{DD} + 0.3	V
R_L	Minimum load impedance	> 600	Ω
	EN to GND	–0.3 to V _{DD} +0.3	V
TJ	Maximum operating junction temperature range,	-40 to 150	°C
T _{stg}	Storage temperature range	-40 to 150	°C
ESD	IEC Contact ESD Protection per IEC6100-4-2, on output pins measured on DRV602EVM	±8	kV

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

DISSIPATION RATINGS

PACKAGE	θ _{JC} (°/W)	θ _{JA} (°/W)	POWER RATING ⁽¹⁾ AT T _A ≤ 25°C	POWER RATING ⁽¹⁾ AT T _A ≤ 70°C
TSSOP-14 (PW)	35	115 ⁽²⁾	870mW	348mW

(1) Power rating is determined with a junction temperature of 125°C. This is the point where performance starts to degrade and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and reliability.

(2) These data were taken with the JÉDEC High-K test printed circuit board (PCB). For the JEDEC low-K test PCB, the θ_{JA} is 185°C.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾	DESCRIPTION
-40°C to 85°C	DRV602PW	14-Pin TSSOP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage,	DC Supply Voltage	3	3.3	5.5	V
VIH	High-level input voltage	EN		60		% of VDD
VIL	Low-level input voltage	EN		40		% of VDD
T _A	Operating free-air temperature		-40		85	°C

ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OS}	Output offset voltage	$V_{DD} = 3 V$ to 5 V, Voltage follower - gain = 1			5	mV
PSRR	Supply Rejection Ratio	$V_{DD} = 3.3 V$ to 5 V		88		dB
V _{OH}	High-level output voltage	V_{DD} = 3.3 V, R _L = 2.5 k Ω	3.10			V
V _{OL}	Low-level output voltage	V_{DD} = 3.3 V, R _L = 2.5 k Ω			-3.05	V
$ I_{H} $	High-level input current (EN)	$V_{DD} = 5 V, V_I = V_{DD}$			1	μA
$ I_{ L} $	Low-level input current (EN)	$V_{DD} = 5 V, V_{I} = 0 V$			1	μA
		V_{DD} = 3.3 V, No load, EN = V_{DD}	8	11		mA
I _{DD}	Supply Current	V_{DD} = 5 V, No load, EN = V_{DD}		12.5	20	ШA
		Shutdown mode, $Vdd = 3 V to 5 V$			2	mA

SLOS572D - DECEMBER 2008 - REVISED OCTOBER 2010


www.ti.com

INSTRUMENTS

TEXAS

OPERATING CHARACTERISTICS

$V_{DD} = 3.3$	$C_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $R_L = 2.5k\Omega$, $C_{(PUMP)} = C_{(PVSS)} = 1 \ \mu\text{F}$, $C_{IN} = 1 \ \mu\text{F}$, $R_{IN} = 33 \ k\Omega$, $R_{fb} = 68k\Omega$ (unless otherwise noted)									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
V	Output) (oltage (Outpute In Phase)	THD = 1%, V_{DD} = 3.3 V, f = 1 kHz		2.05		Vrma				
Vo	Output Voltage (Outputs In Phase)	THD = 1%, V _{DD} = 5 V, f = 1 kHz		3.01		Vrms				
THD+N	Total harmonic distortion plus noise	$V_O = 2$ Vrms, f = 1 kHz $V_O = 2$ Vrms, f = 6.8 kHz		0.01% 0.05%						
	Crosstalk	$V_0 = 2 Vrms, f = 1 kHz$		-100		dB				
I _O	Output current limit	V _{DD} = 3.3 V		20		mA				
R _{IN}	Input resistor range		1	10	47	kΩ				
R _{fb}	Feedback resistor range		4.7	20	100	kΩ				
	Slew rate			4.5		V/µs				
	Maximum capacitive load			220		pF				
V _N	Noise output voltage	A-weighted, BW 20Hz–22kHz		15		μVrms				
SNR	Signal to noise ratio	V _O = 2 Vrms, THD+N = 0.1%, 22 kHz BW, A-weighted		102		dB				
G _{BW}	Unity Gain Bandwidth			8		MHz				
A _{VO}	Open-loop voltage gain			150		dB				
Fcp	Charge Pump frequency		225	450	675	kHz				




APPLICATION CIRCUIT

 $[\]label{eq:R1} \begin{array}{l} \text{R1} = 33 k\Omega, \ \text{R2} = 68 k\Omega, \ \text{R3} = 100 k\Omega, \ \text{C1} = 150 \text{pF}, \ \text{C2} = 15 \text{pF}, \ \text{C3} = 1 \ \mu\text{F} \\ \\ \text{Differential input, single ended output, 2nd order filter. 40 kHz} \\ -3 dB \ \text{frequency, Gain 2.06.} \end{array}$



SLOS572D - DECEMBER 2008-REVISED OCTOBER 2010



SLOS572D - DECEMBER 2008 - REVISED OCTOBER 2010



www.ti.com

APPLICATION INFORMATION

Line Driver Amplifiers

Single-supply line driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 5 illustrates the conventional line driver amplifier connection to the load and output signal.

DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click & pop. The output capacitor and mute circuit consume PCB area and increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 5. Conventional and DirectPath Line Driver

The DirectPath[™] amplifier architecture operates from a single supply, but makes use of an internal charge pump to provide a negative voltage rail.

Combining the user provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode.

The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. The DirectPath amplifier requires no output dc blocking capacitors.

The bottom block diagram and waveform of Figure 5 illustrate the ground-referenced Line Driver architecture. This is the architecture of the DRV602.



DRV602

Charge Pump Flying Capacitor and PVSS Capacitor

The charge pump flying capacitor, C_{PUMP} , serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low ESR capacitors are an ideal selection, and a value of 1µF is typical. Capacitor values that are smaller than 1µF can be used, but the maximum output voltage may be reduced and the device may not operate to specifications.

Decoupling Capacitors

The DRV602 is a DirectPath Line Driver amplifier that require adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1µF, placed as close as possible to the device PV_{DD} lead works best. Placing this decoupling capacitor close to the DRV602 is important for the performance of the amplifier. For filtering lower frequency noise signals, a 10-µF or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

Gain setting resistors ranges

The gain setting resistors, R_{IN} and R_{fb} , must be chosen so that noise, stability and input capacitor size of the DRV602 is kept within acceptable limits. Voltage gain is defined as R_{fb} divided by R_{IN} .

Selecting values that are too low demands a large input ac-coupling capacitor, C_{IN} . Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different gain settings.

INPUT RESISTOR VALUE, R _{IN}	FEEDBACK RESISTOR VALUE, R _{fb}	DIFFERENTIAL INPUT GAIN	INVERTING INPUT GAIN	NON INVERTING INPUT GAIN					
22 kΩ	22 kΩ	1.0 V/V	-1.0 V/V	2.0 V/V					
15 kΩ	30 kΩ	1.5 V/V	–1.5 V/V	2.5 V/V					
33 kΩ	68 kΩ	2.1 V/V	–2.1 V/V	3.1 V/V					
10 kΩ	100 kΩ	10.0 V/V	-10.0 V/V	11.0 V/V					
Cini	Rin		Сы, в						

Table 1. Recommended Resistor Values




Figure 8. Non-Inverting

SLOS572D – DECEMBER 2008 – REVISED OCTOBER 2010

Input-Blocking Capacitors

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV602. These capacitors block the DC portion of the audio source and allow the DRV602 inputs to be properly biased to provide maximum performance. The input blocking capacitors also limit the DC gain to 1, limiting the DC-offset voltage at the output.

These capacitors form a high-pass filter with the input resistor, R_{IN} . The cutoff frequency is calculated using Equation 1. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input resistor chosen from Table 1, then the frequency and/or capacitance can be determined when one of the two values are given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}} \quad \text{or} \quad C_{IN} = \frac{1}{2\pi f c_{IN} R_{IN}}$$
(1)

Using the DRV602 as 2nd Order Filter

Several audio DACs used today require an external low-pass filter to remove out of band noise. This is possible with the DRV602 as it can be used like a standard OPAMP.

Several filter topologies can be implemented both single ended and differential. In Figure 9, a Multi FeedBack - MFB, with differential input and single ended input is shown.

An ac-coupling capacitor to remove dc-content from the source is shown, it serves to block any dc content from the source and lowers the dc-gain to 1 helping reducing the output dc-offset to minimum.

The component values can be calculated with the help of the TI FilterPro[™] program available on the TI website at: http://focus.ti.com/docs/toolsw/folders/print/filterpro.html




Figure 9. 2nd Order Active Low Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small size ac-coupling cap. With the proposed values, 33k, 68k, 100k, a DNR of 102dB can be achieved with a small 1μ F input ac-coupling capacitor.

FXAS

NSTRUMENTS

www.ti.com



DRV602

www.ti.com

Pop-Free Power Up

Pop-free power up is ensured by keeping the EN (enable pin) low during power supply ramp up and down. The EN pin should be kept low until the input ac-coupling capacitors are fully charged before asserting the EN pin high; this way, proper precharge of the ac-coupling is performed, and pop-free power-up is achieved. Figure 10 illustrates the preferred sequence.




Figure 10. Power-Up Sequence

Capacitive Load

The DRV602 has the ability to drive a high capacitive load up to 220pF directly, higher capacitive loads can be accepted by adding a series resistor of 10Ω or larger.

Layout Recommendations

A proposed layout for the DRV602 can be seen in the DRV602EVM user's guide (SLOU248) and the Gerber files can be downloaded on www.ti.com, open the DRV602 product folder and look in the Tools and Software folder.

The gain setting resistors, R_{IN} and R_{fb} , must be placed close to the input pins to minimize the capacitive loading on these input pins and to ensure maximum stability of the DRV602. For the recommended PCB layout, see the DRV602EVM user's guide.

10

REVISION HISTORY

NOTE: Page numbers of current version may differ from previous versions.

C	hanges from Revision A (December 2008) to Revision B	Page
•	Changed crosstalk spec from -80dB to -100dB	4

Changes from Revision B (October 2009) to Revision C

•	Added "Pop-Free" to title and changed "pop-less" to "pop-free in description text strings
•	Added Output Voltage Feature bullet: "3Vrms With 5-V Supply Voltage"
•	Changed "2Vrms" to "3Vrms" in Description Section 1
•	Changed "5V _{PP} " to "8.5V _{PP} " in Description Section 1
•	Changed Recommended Operating Conditions T _A range from "0 to 70 °C" to "-40 to 85°C" 3
٠	Changed Electrical Characteristics Test Conditions V _{DD} from "4.5 V" to "5 V"
•	Added " V_0 " spec. for " V_{DD} = 5 V" to Operating Characteristics table

Changes from Revision May 2010 (C) to Revision D

•	Changed Abs Max Table (T _J) From: -40°C to 85°C to -40°C to 150	3
•	Changed RIGHT INPUT From: + / - To: - / + in the Application Circuit	4
•	Added $R_L = 2.5 \text{ k}\Omega$ to the TYPICAL CHARACTERISTICS conditions statement	5
•	Added , C _{PUMP} , to the first sentence of the Charge Pump Flying Capacitor and PVSS Capacitor section	7
•	Changed V_{DD} To: PV_{DD} in Decoupling Capacitors section	7
•	Changed SD (shutdown pin) to EN (enable pin) in the Pop-Free Power Up section	9
•	Deleted last sentence in the Capacitive Load section	9

www.ti.com

Page

Page



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV602PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV602	Samples
DRV602PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV602	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions a	are nominal
-------------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV602PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV602PWR	TSSOP	PW	14	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

5-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DRV602PW	PW	TSSOP	14	90	530	10.2	3600	3.5

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated