

ISO7710 高速、堅牢な EMC 強化型 1 チャネル・デジタル・アイソレータ

1 特長

- 100Mbps のデータ・レート
- 堅牢な絶縁バリア:
 - 1500 V_{RMS} の動作電圧で 100 年を超える予測寿命
 - 最高 5000V_{RMS} の絶縁定格
 - 最高 12.8kV のサージ耐量
 - CMTI: ±100kV/μs (標準値)
- 広い電源電圧範囲: 2.25V ~ 5.5V
- 2.25V から 5.5V への電圧レベル変換
- デフォルト出力 HIGH (ISO7710) および LOW (ISO7710F) のオプション
- 広い温度範囲: -55°C ~ 125°C
- 低消費電力: 1.7mA (標準値、1Mbps 時)
- 小さい伝搬遅延時間: 11ns (標準値、電源電圧 5V 時)
- 堅牢な電磁気互換性 (EMC)
 - システム・レベルの ESD、EFT、サージ耐性
 - 絶縁バリアの両側で ±8kV の IEC 61000-4-2 接触放電保護
 - 低い放射
- パッケージはワイド SOIC (DW-16) およびナロー SOIC (D-8) を選択可能
- 車載用バージョンを利用可能: [ISO7710-Q1](#)
- 安全関連認証
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠した強化絶縁
 - UL 1577 部品認定プログラム
 - IEC 62368-1、IEC 61010-1、IEC 60601-1、GB 4943.1 認定

2 アプリケーション

- 産業用オートメーション
- モーター制御
- 電源
- 太陽光インバータ
- 医療用機器

3 概要


ISO7710 デバイスは、高性能の 1 チャネル・デジタル・アイソレータであり、UL 1577 準拠で 5000V_{RMS} (DW パッケージ) および 3000V_{RMS} (D パッケージ) の絶縁定格を備えています。デバイスは VDE、TUV、CSA、CQC 認定も取得しています。

ISO7710 デバイスは電磁気耐性が高く、エミッションが少なく、低消費電力を実現し、CMOS または LVCMOS デジタル I/O が絶縁されています。この絶縁チャンネルにはロジック入力および出力バッファがあり、二重の容量性二酸化ケイ素 (SiO₂) 絶縁バリアによって分離されています。入力電力または入力信号が失われた場合のデフォルト出力は、接尾辞 F のないデバイスでは HIGH、接尾辞 F のあるデバイスでは LOW です。詳細は「[デバイスの機能モード](#)」のセクションを参照してください。

このデバイスを絶縁電源と組み合わせて使用することで、RS-485、RS-232、CAN などのデータ・バスやその他の回路のノイズ電流がローカル・グラウンドに入り込む、あるいはノイズに敏感な回路に干渉するまたは損傷を与える、といったことを防止できます。革新的なチップ設計およびレイアウト技法により、ISO7710 デバイスは電磁気互換性が大幅に強化されているため、システム・レベルの ESD、EFT、サージ、および放射のコンプライアンスを容易に達成できます。ISO7710 デバイスには、ワイド・ボディ (DW) の 16 ピン SOIC パッケージのものと、ナロー・ボディ (D) の 8 ピン SOIC パッケージのものが用意されています。

製品情報

部品番号	パッケージ	本体サイズ (公称)
ISO7710	SOIC (D)	4.90mm × 3.91mm
	SOIC (DW)	10.30mm × 7.50mm



Copyright © 2019, Texas Instruments Incorporated

簡略回路図




Table of Contents

1 特長.....	1	6.18 Insulation Characteristics Curves.....	17
2 アプリケーション.....	1	6.19 Typical Characteristics.....	18
3 概要.....	1	7 Parameter Measurement Information.....	19
4 Revision History.....	2	8 Detailed Description.....	20
5 Pin Configuration and Functions.....	4	8.1 Overview.....	20
Pin Functions.....	5	8.2 Functional Block Diagram.....	20
6 Specifications.....	6	8.3 Feature Description.....	21
6.1 Absolute Maximum Ratings.....	6	8.4 Device Functional Modes.....	22
6.2 ESD Ratings.....	6	9 Application and Implementation.....	23
6.3 Recommended Operating Conditions.....	7	9.1 Application Information.....	23
6.4 Thermal Information.....	8	9.2 Typical Application.....	23
6.5 Power Ratings.....	8	10 Power Supply Recommendations.....	27
6.6 Insulation Specifications.....	9	11 Layout.....	28
6.7 Safety-Related Certifications.....	11	11.1 Layout Guidelines.....	28
6.8 Safety Limiting Values.....	11	11.2 Layout Example.....	28
6.9 Electrical Characteristics—5-V Supply.....	13	12 Device and Documentation Support.....	29
6.10 Supply Current Characteristics—5-V Supply.....	13	12.1 Documentation Support.....	29
6.11 Electrical Characteristics—3.3-V Supply.....	14	12.2 Receiving Notification of Documentation Updates.....	29
6.12 Supply Current Characteristics—3.3-V Supply.....	14	12.3 サポート・リソース.....	29
6.13 Electrical Characteristics—2.5-V Supply.....	15	12.4 Trademarks.....	29
6.14 Supply Current Characteristics—2.5-V Supply.....	15	12.5 静電気放電に関する注意事項.....	29
6.15 Switching Characteristics—5-V Supply.....	16	12.6 用語集.....	29
6.16 Switching Characteristics—3.3-V Supply.....	16	13 Mechanical, Packaging, and Orderable Information.....	30
6.17 Switching Characteristics—2.5-V Supply.....	17		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (April 2020) to Revision D (March 2023)	Page
標準名を次のように変更: 「DIN V VDE V 0884-11:2017-01」から「DIN EN IEC 60747-17 (VDE 0884-17)」(ドキュメント全体を通して).....	1
ドキュメント全体を通して、IEC/EN/CSA 60950-1 規格への参照を削除.....	1
ドキュメント全体を通して、すべての標準名から標準リビジョンおよび年への参照を削除.....	1
Added Maximum impulse voltage (V_{IMP}) specification per DIN EN IEC 60747-17 (VDE 0884-17).....	9
Changed test conditions and values of Maximum surge isolation voltage (V_{IOSM}) specification per DIN EN IEC 60747-17 (VDE 0884-17).....	9
Clarified method b test conditions of Apparent charge (q_{PD}).....	9
Changed working voltage lifetime margin from: 87.5% to: 50%, minimum required insulation lifetime from: 37.5 years to: 30 years and insulation lifetime per TDDb from: 135 years to: 169 years in per DIN EN IEC 60747-17 (VDE 0884-17).....	25
Changed  9-5 per DIN EN IEC 60747-17 (VDE 0884-17).....	25

Changes from Revision B (March 2017) to Revision C (April 2020)	Page
ドキュメント全体を通して編集上および体裁上の変更.....	1
次のように変更: 「絶縁バリアの寿命: 40 年以上」から「1500 V_{RMS} の動作電圧で 100 年を超える予測寿命」に変更 (セクション 1).....	1
セクション 1 に「最大 5000 V_{RMS} の絶縁定格」を追加.....	1
セクション 1 に「最大 12.8kV のサージ能力」を追加.....	1
セクション 1 に「絶縁バリアの両側で $\pm 8kV$ の IEC 61000-4-2 接触放電保護」を追加.....	1
「車載用バージョンを利用可能: ISO7710x-Q1」を追加 (セクション 1).....	1
次のように変更: 「DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 準拠の VDE 強化絶縁」から「DIN VDE V 0884-11:2017-01 準拠の VDE 強化絶縁」(セクション 1).....	1

• セクション 1 で CSA、CQC、TUV の箇条書き項目を、標準名による 1 つの箇条書き項目に統合.....	1
• セクション 1 で、「DW-16 パッケージの VDE、UL、CSA、TUV 認定は完了、他のすべての認定は計画中」項目を削除.....	1
• 「 図 3-1 」を、単一の絶縁コンデンサの代わりに、直列の 2 つの絶縁コンデンサを示すよう更新.....	1
• Added "Contact discharge per IEC 61000-4-2" specification of 8000V	6
• Changed "Signaling rate" to "Data rate" and added table note.....	7
• Updated DW-16 package V_{IORM} and V_{IOWM} values.....	9
• Added TDDDB figure reference to V_{IOWM}	9
• Updated V_{IOSM} , V_{IOTM} , q_{pd} test conditions.....	9
• Corrected ground symbols for "Input (Devices with F suffix)" in セクション 8.4.1	22
• Fixed 図 9-2 INPUT wire connection.....	24
• Added セクション 9.2.3.1 sub-section under セクション 9.2.3 section.....	25
• Added 'How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems' to セクション 12.1 section.....	29


Changes from Revision A (December 2016) to Revision B (March 2017)
Page

• Added D-8 values for TUV.....	11
• Changed the <i>Electrostatic Discharge Caution</i> statement	29


Changes from Revision * (November 2016) to Revision A (December 2016)
Page

• 「特長」を次のように変更: 「IEC 60950-1、IEC 60601-1、IEC 61010-1 最終機器標準」から「IEC 60950-1 および IEC 60601-1 最終機器標準」.....	1
• Added Climatic category.....	9
• Updated CSA column and changed DW package to (DW-16).....	11
• Changed t_{ie} TYP value from 1.5 to 1 in Switching Characteristics tables throughout the document.....	16

5 Pin Configuration and Functions



 **5-1. DW Package 16-Pin SOIC Top View**



5-2. D Package 8-Pin SOIC Top View

Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	NO.			
	DW	D		
V _{CC1}	3	1, 3	—	Power supply, V _{CC1}
V _{CC2}	14	8	—	Power supply, V _{CC2}
GND1	1, 7	4	—	Ground connection for V _{CC1}
GND2	9, 16	5	—	Ground connection for V _{CC2}
IN	4	2	I	Input channel
OUT	13	6	O	Output channel
NC	2, 5, 6, 8, 10, 11, 12, 15	7	—	Not connect pin; it has no internal connection

6 Specifications

6.1 Absolute Maximum Ratings

See⁽¹⁾

		MIN	MAX	UNIT
V_{CC1}, V_{CC2}	Supply Voltage ⁽²⁾	-0.5	6	V
V	Voltage at INx, OUTx	-0.5	$V_{CCX} + 0.5$ ⁽³⁾	V
I_O	Output current	-15	15	mA
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
V_{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ^{(3) (4)}	±8000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage	2.25		5.5	V
$V_{CC(UVLO+)}$	UVLO threshold when supply voltage is rising		2	2.25	V
$V_{CC(UVLO-)}$	UVLO threshold when supply voltage is falling	1.7	1.8		V
$V_{HYS(UVLO)}$	Supply voltage UVLO hysteresis	100	200		mV
I_{OH}	High level output current	$V_{CC2} = 5\text{ V}$		-4	mA
		$V_{CC2} = 3.3\text{ V}$		-2	
		$V_{CC2} = 2.5\text{ V}$		-1	
I_{OL}	Low level output current	$V_{CC2} = 5\text{ V}$		4	mA
		$V_{CC2} = 3.3\text{ V}$		2	
		$V_{CC2} = 2.5\text{ V}$		1	
V_{IH}	High level Input voltage	$0.7 \times V_{CC1}$		V_{CC1}	V
V_{IL}	Low level Input voltage	0		$0.3 \times V_{CC1}$	V
$DR^{(1)}$	Data Rate	0		100	Mbps
T_A	Ambient temperature	-55	25	125	°C

(1) 100 Mbps is the maximum specified data rate, although higher data rates are possible.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO7710		UNIT
		DW (SOIC)	D(SOIC)	
		(16-Pin)	(8-Pin)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.4	146.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.3	63.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.1	80.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	56.8	79.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO7710						
P_D	Maximum power dissipation (both sides)	$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, Input a 50-MHz 50% duty cycle square wave			50	mW
P_{D1}	Maximum power dissipation (side-1)				12.5	mW
P_{D2}	Maximum power dissipation (side-2)				37.5	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE		UNIT
			DW-16	D-8	
IEC 60664-1					
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material Group	According to IEC 60664-1	I	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V _{RMS}	I-IV	I-IV	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	I-III	
		Rated mains voltage ≤ 600 V _{RMS}	I-IV	n/a	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	n/a	
DIN EN IEC 60747-17 (VDE 0884-17)⁽²⁾					
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	637	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; time-dependent dielectric breakdown (TDDB) test, see 9-5	1500	450	V _{RMS}
		DC voltage	2121	637	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	8000	4242	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-μs waveform per IEC 62368-1	8000	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	V _{IOSM} ≥ 1.3 × V _{IMP} ; Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a: After I/O safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	≤ 5	pC
		Method a: After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	≤ 5	
		Method b: At routine test (100% production) and preconditioning (type test); V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} (ISO7710), t _m = 1 s (method b1) or V _{pd(m)} = V _{ini} , t _m = t _{ini} (method b2)	≤ 5	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.4 × sin(2πft), f = 1 MHz	~0.4	~0.4	pF
R _{IO}	Insulation resistance ⁽⁶⁾	V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	> 10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	> 10 ⁹	
	Pollution degree		2	2	
	Climatic category		55/125/ 21	55/125/ 21	
UL 1577					
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production)	5000	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

ISO7710JAJSCP8D – NOVEMBER 2016 – REVISED MARCH 2023

- (3) Testing is carried out in air to determine the surge immunity of the package
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB4943.1	Certified according to EN 61010-1 and EN 62368-1
Maximum transient isolation voltage, 8000 V _{PK} (DW-16, Reinforced) and 4242 V _{PK} (D-8); Maximum repetitive peak isolation voltage, 2121 V _{PK} (DW-16, Reinforced) and 637 V _{PK} (D-8); Maximum surge isolation voltage, 12800 V _{PK} (DW-16, Reinforced) and 10000 V _{PK} (D-8)	Reinforced insulation per CSA 62368-1 and IEC 62368-1, 800 V _{RMS} (DW-16) and 400 V _{RMS} (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1 and IEC 60601-1, 250 V _{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; D-8: Single protection, 3000 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage	5000 V _{RMS} (DW-16) and 3000 V _{RMS} (D-8) Reinforced insulation per EN 61010-1 up to working voltage of 600 V _{RMS} (DW-16) and 300 V _{RMS} (D-8) 5000 V _{RMS} (DW-16) and 3000 V _{RMS} (D-8) Reinforced insulation per EN 62368-1 up to working voltage of 800 V _{RMS} (DW-16) and 400 V _{RMS} (D-8)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate numbers: CQC21001304083 (DW-16) CQC15001121656 (D-8)	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat

the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 PACKAGE						
I _S	Safety input, output, or supply current	R _{θJA} = 94.4°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see 6-1			241	mA
		R _{θJA} = 94.4°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see 6-1			368	
		R _{θJA} = 94.4°C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C, see 6-1			482	
P _S	Safety input, output, or total power	R _{θJA} = 94.4°C/W, T _J = 150°C, T _A = 25°C, see 6-2			1324	mW
T _S	Maximum safety temperature				150	°C
D-8 PACKAGE						
I _S	Safety input, output, or supply current ⁽¹⁾	R _{θJA} = 146.1°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see 6-3			156	mA
		R _{θJA} = 146.1°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see 6-3			238	
		R _{θJA} = 146.1°C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C, see 6-3			311	
P _S	Safety input, output, or total power ⁽¹⁾	R _{θJA} = 146.1°C/W, T _J = 150°C, T _A = 25°C, see 6-4			856	mW
T _S	Maximum safety temperature ⁽¹⁾				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.9 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -4\text{ mA}$; see 7-1	$V_{CC2} - 0.4$	4.8		V
V_{OL}	Low-level output voltage	$I_{OL} = 4\text{ mA}$; see 7-1		0.2	0.4	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CC1}$ at INx			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at INx	-10			μA
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see 7-3	85	100		$\text{kV}/\mu\text{s}$
C_I	Input Capacitance ⁽¹⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{CC} = 5\text{ V}$;		2		pF

(1) Measured from input pin to same side ground.

6.10 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7710							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710), $V_I = 0\text{ V}$ (ISO7710 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710), $V_I = V_{CC1}$ (ISO7710 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1.1
		10 Mbps	I_{CC1}		1.1		1.6
			I_{CC2}		1.1		1.6
		100 Mbps	I_{CC1}		1.4	2	
			I_{CC2}		5.9	7	

6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -2\text{mA}$; see 7-1	$V_{CC2} - 0.3$	3.2		V
V_{OL}	Low-level output voltage	$I_{OL} = 2\text{mA}$; see 7-1		0.1	0.3	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CC1}$ at INx			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at INx	-10			μA
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see 7-3	85	100		$\text{kV}/\mu\text{s}$

6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7710							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710), $V_I = 0\text{ V}$ (ISO7710 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710), $V_I = V_{CC1}$ (ISO7710 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1
		10 Mbps	I_{CC1}		1		1.6
			I_{CC2}		1.1		1.4
		100 Mbps	I_{CC1}		1.3	1.8	
			I_{CC2}		4.3	5.3	

6.13 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$; see 7-1	$V_{CC2} - 0.2$	2.45		V
V_{OL}	Low-level output voltage	$I_{OL} = 1\text{mA}$; see 7-1		0.05	0.2	V
$V_{IT+(IN)}$	Rising input threshold voltage			$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CC1}$ at I_{Nx}			10	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at I_{Nx}	-10			μA
CMTI	Common mode transient immunity	$V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see 7-3	85	100		$\text{kV}/\mu\text{s}$

6.14 Supply Current Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
ISO7710							
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710), $V_I = 0\text{ V}$ (ISO7710 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710), $V_I = V_{CC1}$ (ISO7710 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1
		10 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.9		1.4
		100 Mbps	I_{CC1}		1.2	1.6	
			I_{CC2}		3.4	4.4	

6.15 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See 7-1	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.9	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾				4.5	ns
t_r	Output signal rise time	See 7-1		1.8	3.9	ns
t_f	Output signal fall time			1.9	3.9	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7V. See 7-2		0.1	0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

- (1) Also known as pulse skew.
 (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See 7-1	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.1	5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾				4.5	ns
t_r	Output signal rise time	See 7-1		0.7	3	ns
t_f	Output signal fall time			0.7	3	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7V. See 7-2		0.1	0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

- (1) Also known as pulse skew.
 (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


6.17 Switching Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See 7-1	7.5	12	18.5	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.2	5.1	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾				4.6	ns
t_r	Output signal rise time	See 7-1		1	3.5	ns
t_f	Output signal fall time			1	3.5	ns
t_{DO}	Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7V. See 7-2		0.1	0.3	μs
t_{ie}	Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

- (1) Also known as pulse skew.
- (2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


6.18 Insulation Characteristics Curves




6-1. Thermal Derating Curve for Limiting Current per VDE for DW-16 Package



6-2. Thermal Derating Curve for Limiting Power per VDE for DW-16 Package




6-3. Thermal Derating Curve for Limiting Current per VDE for D-8 Package




6-4. Thermal Derating Curve for Limiting Power per VDE for D-8 Package


6.19 Typical Characteristics




6-5. ISO7710 Supply Current vs Data Rate (With 15 pF Load)




6-6. ISO7710 Supply Current vs Data Rate (With No Load)




6-7. High-Level Output Voltage vs High-level Output Current



6-8. Low-Level Output Voltage vs Low-Level Output Current




6-9. Power Supply Undervoltage Threshold vs Free-Air Temperature




6-10. Propagation Delay Time vs Free-Air Temperature

7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50 \Omega$. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

7-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

7-2. Default Output Delay Time Test Circuit and Voltage Waveforms




- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


7-3. Common-Mode Transient Immunity Test Circuit

8 Detailed Description


8.1 Overview


The ISO7710 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, , shows a functional block diagram of a typical channel.


8.2 Functional Block Diagram



 **8-1. Conceptual Block Diagram of a Digital Capacitive Isolator**

 **8-2** shows a conceptual detail of how the OOK scheme works.



 **8-2. On-Off Keying (OOK) Based Modulation Scheme**

8.3 Feature Description

The ISO7710 device is available in two default output state options to enable a variety of application uses. 表 8-1 lists the device features.

表 8-1. Device Features

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION ⁽¹⁾
ISO7710	100 Mbps	1 Forward, 0 Reverse	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}
ISO7710F	100 Mbps	1 Forward, 0 Reverse	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}

(1) See the [Safety-Related Certifications](#) section for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

8.4 Device Functional Modes

表 8-2 lists the functional modes of ISO7710 device.

表 8-2. Function Table


V_{CC1}	V_{CC2}	INPUT (IN) ⁽³⁾	OUTPUT (OUT)	COMMENTS
PU ⁽¹⁾	PU	H	H	Normal Operation: A channel output assumes the logic state of its input.
		L	L	
		Open	Default	Default mode: When IN is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO7710 and <i>Low</i> for ISO7710F.
PD	PU	X	Default	Default mode: When V_{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710 and <i>Low</i> for ISO7710F. When V_{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V_{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V_{CC2} is unpowered, a channel output is undetermined ⁽²⁾ . When V_{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of its input

(1) PU = Powered up ($V_{CC} \geq 2.25$ V); PD = Powered down ($V_{CC} \leq 1.7$ V); X = Irrelevant; H = High level; L = Low level

(2) The outputs are in undetermined state when 1.7 V < V_{CC1} , $V_{CC2} < 2.25$ V.

(3) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.

8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

8-3. Device I/O Schematics

9.2.1 Design Requirements

To design with this device, use the parameters listed in 表 9-1.

表 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 μ F
Decoupling capacitor from V_{CC2} and GND2	0.1 μ F

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the ISO7710 device only requires two external bypass capacitors to operate.




图 9-2. Typical ISO7710 Circuit Hook-up

9.2.3 Application Curve

The following typical eye diagram of the ISO7710 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




图 9-3. ISO7710 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C

9.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See [Figure 9-4](#) for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 50% for lifetime which translates into minimum required insulation lifetime of 30 years at a working voltage that's 20% higher than the specified value.

[Figure 9-5](#) shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V_{RMS} with a lifetime of 169 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 package is specified up to 1500 V_{RMS} and D-8 package up to 450 V_{RMS}. At the lower working voltages, the corresponding insulation lifetime is much longer than 169 years.





Figure 9-4. Test Setup for Insulation Lifetime Measurement



9-5. Insulation Lifetime Projection Data

10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- μ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#) or [SN6505A](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501 Transformer Driver for Isolated Power Supplies](#) or [SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies](#).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 11-1](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 11-1. Layout Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- [Digital Isolator Design Guide](#)
- [Isolation Glossary](#)
- [How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems](#)
- [SN6501 Transformer Driver for Isolated Power Supplies](#)
- [SN65HVD23x 3.3-V CAN Bus Transceivers](#)
- [TMS320F28035 Piccolo™ Microcontrollers](#)
- [TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators](#)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

12.4 Trademarks

Piccolo™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



D0008B

PACKAGE OUTLINE
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008B


SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW0016B

PACKAGE OUTLINE
SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.


www.ti.com

EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com

EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7710D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7710	
ISO7710DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7710	Samples
ISO7710DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710	
ISO7710DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710	Samples
ISO7710FD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7710F	
ISO7710FDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7710F	Samples
ISO7710FDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710F	
ISO7710FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7710F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7710 :

- Automotive : [ISO7710-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7710DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7710DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7710FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7710FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7710FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7710DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710DR	SOIC	D	8	2500	353.0	353.0	32.0
ISO7710DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7710DWR	SOIC	DW	16	2000	353.0	353.0	32.0
ISO7710FDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710FDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7710FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7710FDWR	SOIC	DW	16	2000	367.0	367.0	45.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO7710D	D	SOIC	8	75	505.46	6.76	3810	4
ISO7710DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7710DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7710FD	D	SOIC	8	75	505.46	6.76	3810	4
ISO7710FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7710FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated