

ISO7710-Q1 高速、堅牢なEMC強化型1チャンネル・デジタル・アイソレータ

1 特長

- 車載アプリケーションに対応
- 下記内容でAEC-Q100認定済み：
 - デバイス温度グレード1: 動作時周囲温度範囲 $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$
 - デバイスHBM ESD分類レベル3A
 - デバイスCDM ESD分類レベルC6
- 信号速度: 最大100Mbps
- 広い電源電圧範囲: 2.25V~5.5V
- 2.25Vから5.5Vへの電圧変換
- デフォルト出力HIGHとLOWのオプション
- 低消費電力: 1.7mA (標準値、1Mbps時)
- 短い伝搬遅延: 標準値11ns (5V電源)
- 高いCMTI: 標準値 $\pm 100\text{kV}/\mu\text{s}$
- 堅牢な電磁気互換性(EMC)
 - システム・レベルでのESD、EFT、サージ耐性
 - 低い放射
- 絶縁バリアの寿命: 40年以上
- パッケージはワイドSOIC (DW-16)またはナローSOIC (D-8)を選択可能
- 安全性および規制の承認
 - DIN V VDE V 0884-10 (VDE V 0884-10):2006-12準拠のVDE強化絶縁
 - UL 1577部品認定プログラム
 - CSA Component Acceptance Notice 5A、IEC 60950-1およびIEC 60601-1最終機器標準
 - GB4943.1-2011準拠のCQC認定
 - EN 60950-1およびEN 61010-1に従ったTUV認定
 - DW-16パッケージのVDE、UL、CSA、TUV認定は完了、他のすべての認定は計画中

2 アプリケーション

- ハイブリッド電気自動車 (HEV)
- モータ制御
- 電源
- 太陽光インバータ

3 概要

ISO7710-Q1デバイスは、高性能の1チャンネル・デジタル・アイソレータであり、UL 1577準拠で $5000\text{V}_{\text{RMS}}$ (DWパッケージ)および $3000\text{V}_{\text{RMS}}$ (Dパッケージ)の絶縁定格を備えています。デバイスはVDE、TUV、CSA、CQC認定も取得しています。

ISO7710-Q1デバイスは電磁気耐性が高く、放射が低く、低消費電力を実現し、CMOSまたはLVCMOSデジタルI/Oが絶縁されています。それぞれの絶縁チャンネルにはロジック入力および出力バッファがあり、二酸化ケイ素(SiO_2)の絶縁バリアによって分離されています。入力電力または信号が消失した場合、接尾辞FのないデバイスではHIGH、接尾辞FのあるデバイスではLOWがデフォルト出力です。詳しくは、[デバイスの機能モード](#)セクションを参照してください。


このデバイスを絶縁型電源と組み合わせて使用すると、データ・バスや他の回路上のノイズ電流がローカル・グランドに入り込んでノイズに敏感な回路に干渉または損傷を与えることを防止できます。革新的なチップ設計およびレイアウト技法により、ISO7710-Q1デバイスは電磁気互換性が大幅に強化されているため、システム・レベルのESD、EFT、サージ、および放射のコンプライアンスを容易に達成できます。ISO7710-Q1デバイスには、ワイド・ボディ(DW)の16ピンSOICパッケージのものと、ナロー・ボディ(D)の8ピンSOICパッケージのものが用意されています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
ISO7710-Q1	SOP (D)	4.90mm×3.91mm
	SOIC (DW)	10.30mm×7.50mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



Copyright © 2016, Texas Instruments Incorporated



目次


1	特長	1	6.19	Typical Characteristics	13
2	アプリケーション	1	7	Parameter Measurement Information	14
3	概要	1	8	Detailed Description	15
4	改訂履歴	2	8.1	Overview	15
5	Pin Configuration and Functions	3	8.2	Functional Block Diagram	15
6	Specifications	4	8.3	Feature Description	16
6.1	Absolute Maximum Ratings	4	8.4	Device Functional Modes	17
6.2	ESD Ratings	4	9	Application and Implementation	18
6.3	Recommended Operating Conditions	4	9.1	Application Information	18
6.4	Thermal Information	5	9.2	Typical Application	18
6.5	Power Ratings	5	10	Power Supply Recommendations	20
6.6	Insulation Specifications	6	11	Layout	20
6.7	Safety-Related Certifications	7	11.1	Layout Guidelines	20
6.8	Safety Limiting Values	7	11.2	Layout Example	20
6.9	Electrical Characteristics—5-V Supply	8	12	デバイスおよびドキュメントのサポート	21
6.10	Supply Current Characteristics—5-V Supply	8	12.1	ドキュメントのサポート	21
6.11	Electrical Characteristics—3.3-V Supply	9	12.2	関連リンク	21
6.12	Supply Current Characteristics—3.3-V Supply	9	12.3	ドキュメントの更新通知を受け取る方法	21
6.13	Electrical Characteristics—2.5-V Supply	10	12.4	コミュニティ・リソース	21
6.14	Supply Current Characteristics—2.5-V Supply	10	12.5	商標	21
6.15	Switching Characteristics—5-V Supply	11	12.6	静電気放電に関する注意事項	21
6.16	Switching Characteristics—3.3-V Supply	11	12.7	Glossary	21
6.17	Switching Characteristics—2.5-V Supply	11	13	メカニカル、パッケージ、および注文情報	21
6.18	Insulation Characteristics Curves	12			

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2017年3月	*	初版

5 Pin Configuration and Functions



Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	DW	D		
V _{CC1}	3	1, 3	—	Power supply, V _{CC1}
V _{CC2}	14	8	—	Power supply, V _{CC2}
GND1	1, 7	4	—	Ground connection for V _{CC1}
GND2	9, 16	5	—	Ground connection for V _{CC2}
IN	4	2	I	Input channel
OUT	13	6	O	Output channel
NC	2, 5, 6, 8, 10, 11, 12, 15	7	—	Not connect pin; it has no internal connection

6 Specifications

6.1 Absolute Maximum Ratings

 See ⁽¹⁾

		MIN	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at IN, OUT	-0.5	$V_{CC} + 0.5$ ⁽³⁾	V
I_O	Output Current	-15	15	mA
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±6000
		Charged-device model (CDM), per AEC Q100-011	±1500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC1}, V_{CC2}	Supply voltage	2.25		5.5	V
$V_{CC(UVLO+)}$	UVLO threshold when supply voltage is rising		2	2.25	V
$V_{CC(UVLO-)}$	UVLO threshold when supply voltage is falling	1.7	1.8		V
$V_{HYS(UVLO)}$	Supply voltage UVLO hysteresis	100	200		mV
I_{OH}	High-level output current	$V_{CC2} = 5\text{ V}$		-4	mA
		$V_{CC2} = 3.3\text{ V}$		-2	
		$V_{CC2} = 2.5\text{ V}$		-1	
I_{OL}	Low-level output current	$V_{CC2} = 5\text{ V}$		4	mA
		$V_{CC2} = 3.3\text{ V}$		2	
		$V_{CC2} = 2.5\text{ V}$		1	
V_{IH}	High-level input voltage	$0.7 \times V_{CC1}$		V_{CC1}	V
V_{IL}	Low-level input voltage	0		$0.3 \times V_{CC1}$	V
DR	Signaling rate	0		100	Mbps
T_A	Ambient temperature	-40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO7710-Q1		UNIT
		DW (SOIC)	D (SOIC)	
		(16-Pin)	(8-Pin)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.4	146.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	57.3	63.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.1	80.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	56.8	79.0	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation	$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, input a 50 MHz 50% duty cycle square wave			50	mW
P_{D1}	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, input a 50 MHz 50% duty cycle square wave			12.5	mW
P_{D2}	Maximum power dissipation by side-2	$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, input a 50 MHz 50% duty cycle square wave			37.5	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE		UNIT
			DW-16	D-8	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group	According to IEC 60664-1	I	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V _{RMS}	I-IV	I-IV	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	I-III	
		Rated mains voltage ≤ 600 V _{RMS}	I-IV	n/a	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	n/a	
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12⁽²⁾					
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	637	V _{PK}
V _{IOVM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDb) test	1000	450	V _{RMS}
		DC voltage	1414	637	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} t = 60 s (qualification) t = 1 s (100% production)	8000	4242	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50 μs waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification)	8000	5000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, After Input/Output safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤5	≤5	pC
		Method a, After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤5	≤5	
		Method b1; At routine test (100% production) and preconditioning (type test) V _{ini} = V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 × sin(2πft), f = 1 MHz	~0.4	~0.4	pF
R _{IO}	Isolation resistance ⁽⁵⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	>10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	>10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	>10 ⁹	
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 1577					
V _{ISO}	Withstanding isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production)	5000	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE, CSA, UL and TUV certifications for DW-16 package are complete; All other certifications are planned.

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Certified under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013
Maximum transient isolation voltage, 8000 V _{PK} (DW-16, Reinforced) and 4242 V _{PK} (D-8); Maximum repetitive peak isolation voltage, 1414 V _{PK} (DW-16, Reinforced) and 637 V _{PK} (D-8); Maximum surge isolation voltage, 8000 V _{PK} (DW-16, Reinforced) and 5000 V _{PK} (D-8)	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V _{RMS} (DW-16) and 400 V _{RMS} (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V _{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V _{RMS} ; D-8: Single protection, 3000 V _{RMS}	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage; D-8: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	5000 V _{RMS} (DW-16) and 3000 V _{RMS} (D-8) Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V _{RMS} (DW-16) and 300 V _{RMS} (D-8) 5000 V _{RMS} (DW-16) and 3000 V _{RMS} (D-8) Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 800 V _{RMS} (DW-16) and 400 V _{RMS} (D-8)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certification Planned	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 Package						
I _S	Safety input, output, or supply current	R _{θJA} = 94.4 °C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 1			241	mA
		R _{θJA} = 94.4 °C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 1			368	
		R _{θJA} = 94.4 °C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C, see Figure 1			482	
P _S	Safety input, output, or total power	R _{θJA} = 94.4 °C/W, T _J = 150°C, T _A = 25°C, see Figure 2			1324	mW
T _S	Maximum safety temperature				150	°C
D-8 Package						
I _S	Safety input, output, or supply current	R _{θJA} = 146.1 °C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 3			156	mA
		R _{θJA} = 146.1 °C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 3			238	
		R _{θJA} = 146.1 °C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C, see Figure 3			311	
P _S	Safety input, output, or total power	R _{θJA} = 146.1 °C/W, T _J = 150°C, T _A = 25°C, see Figure 4			856	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -4\text{ mA}$; see Figure 11	$V_{CC2} - 0.4$	4.8		V
V_{OL}	Low-level output voltage $I_{OL} = 4\text{ mA}$; see Figure 11		0.2	0.4	V
$V_{IT+(IN)}$	Rising input threshold voltage		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage	$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis	$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current $V_{IH} = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_{IL} = 0\text{ V}$ at IN	-10			μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see Figure 13	85	100		$\text{kV}/\mu\text{s}$
C_I	Input Capacitance ⁽¹⁾ $V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{CC} = 5\text{ V}$		2		pF

(1) Measured from input pin to ground.

6.10 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1.1
		10 Mbps	I_{CC1}		1.1		1.6
			I_{CC2}		1.1		1.6
		100 Mbps	I_{CC1}		1.4	2	
			I_{CC2}		5.9	7	

6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -2\text{ mA}$; see Figure 11	$V_{CC2} - 0.3$	3.2		V
V_{OL}	Low-level output voltage $I_{OL} = 2\text{ mA}$; see Figure 11		0.1	0.3	V
$V_{IT+(IN)}$	Rising input voltage threshold		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input voltage threshold	$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis	$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current $V_{IH} = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_{IL} = 0\text{ V}$ at IN	-10			μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see Figure 13	85	100		$\text{kV}/\mu\text{s}$

6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1
		10 Mbps	I_{CC1}		1		1.6
			I_{CC2}		1.1		1.4
		100 Mbps	I_{CC1}		1.3	1.8	
			I_{CC2}		4.3	5.3	

6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -1\text{ mA}$; see Figure 11	$V_{CC2} - 0.2$	2.45		V
V_{OL}	Low-level output voltage $I_{OL} = 1\text{ mA}$; see Figure 11		0.05	0.2	V
$V_{IT+(IN)}$	Rising input voltage threshold		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input voltage threshold	$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis	$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$		V
I_{IH}	High-level input current $V_{IH} = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_{IL} = 0\text{ V}$ at IN	-10			μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V , $V_{CM} = 1200\text{ V}$; see Figure 13	85	100		$\text{kV}/\mu\text{s}$

6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT	
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0\text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}		0.5	0.8	mA	
		I_{CC2}		0.6	1		
	$V_I = 0\text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}		1.6	2.5		
		I_{CC2}		0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.6		1
		10 Mbps	I_{CC1}		1.1		1.5
			I_{CC2}		0.9		1.4
		100 Mbps	I_{CC1}		1.2	1.6	
			I_{CC2}		3.4	4.4	

6.15 Switching Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 11	6	11	16	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.9	ns
$t_{sk(pp)}$ Part-to-part skew time ⁽²⁾				4.5	ns
t_r Output signal rise time	See Figure 11		1.8	3.9	ns
t_f Output signal fall time				1.9	3.9
t_{DO} Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μ s
t_{ie} Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 11	6	11	16	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $				0.1	5
$t_{sk(pp)}$ Part-to-part skew time ⁽²⁾				4.5	ns
t_r Output signal rise time	See Figure 11		0.7	3	ns
t_f Output signal fall time				0.7	3
t_{DO} Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μ s
t_{ie} Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns

(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Switching Characteristics—2.5-V Supply





 $V_{CC1} = V_{CC2} = 2.5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} , t_{PHL} Propagation delay time	See Figure 11	7.5	12	18.5	ns
PWD Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $				0.2	5.1
$t_{sk(pp)}$ Part-to-part skew time ⁽²⁾				4.6	ns
t_r Output signal rise time	See Figure 11		1	3.5	ns
t_f Output signal fall time				1	3.5
t_{DO} Default output delay time from input power loss	Measured from the time V_{CC1} goes below 1.7 V. See Figure 12		0.1	0.3	μ s
t_{ie} Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1		ns







(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


6.18 Insulation Characteristics Curves



6.19 Typical Characteristics




7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$. At the input, 50Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 12. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 13. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO7710-Q1 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 14](#), shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 14. Conceptual Block Diagram of a Digital Capacitive Isolator

[Figure 15](#) shows a conceptual detail of how the OOK scheme works.




Figure 15. On-Off Keying (OOK) Based Modulation Scheme

8.3 Feature Description

The ISO7710-Q1 device is available in two default output state options to enable a variety of application uses. [Table 1](#) lists the device features.

Table 1. Device Features

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION ⁽¹⁾
ISO7710-Q1	100 Mbps	1 Forward, 0 Reverse	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}
ISO7710-Q1 with F suffix	100 Mbps	1 Forward, 0 Reverse	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}

(1) See the [Safety-Related Certifications](#) section for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710-Q1 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

8.4 Device Functional Modes

Table 2 lists the functional modes of ISO7710-Q1 device.

Table 2. Function Table⁽¹⁾

V _{CC1}	V _{CC2}	INPUT (IN) ⁽²⁾	OUTPUT (OUT)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of its input.
		L	L	
		Open	Default	Default mode: When IN is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix.
PD	PU	X	Default	Default mode: When V _{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix. When V _{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V _{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V _{CC2} is unpowered, a channel output is undetermined ⁽³⁾ . When V _{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of its input

- (1) PU = Powered up (V_{CC} ≥ 2.25 V); PD = Powered down (V_{CC} ≤ 1.7 V); X = Irrelevant; H = High level; L = Low level
- (2) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.
- (3) The outputs are in undetermined state when 1.7 V < V_{CC1}, V_{CC2} < 2.25 V.

8.4.1 Device I/O Schematics




Figure 16. Device I/O Schematics

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7710-Q1 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7710-Q1 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Isolated CAN Interface

Typical Application (continued)

9.2.1 Design Requirements

To design with this device, use the parameters listed in [Table 3](#).

Table 3. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 μ F
Decoupling capacitor from V_{CC2} and GND2	0.1 μ F

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the ISO7710-Q1 device only requires two external bypass capacitors to operate.




Figure 18. Typical ISO7710-Q1 Circuit Hook-up

9.2.3 Application Curve

The following typical eye diagram of the ISO7710-Q1 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 19. ISO7710-Q1 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C

10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- μF bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 20](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 20. Layout Example

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントのサポート

12.1.1 関連資料

関連資料については、以下を参照してください。

- 『デジタル・アイソレータ設計ガイド』
- 『絶縁の用語集』
- 『SN6501-Q1絶縁電源用のトランス・ドライバ』
- 『SN65HVD231Q車載用3.3V CANトランシーバ』
- 『TPS76333-Q1 低消費電力150mA、低ドロップアウト・リニア・レギュレータ』
- 『TMS320F28035PAGQ *Piccolo™* マイクロコントローラ』

12.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ *TIのE2E (Engineer-to-Engineer)* コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.5 商標

Piccolo, *E2E* are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7710FQDQ1	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710FQ	
ISO7710FQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710F, 7710FQ)	Samples
ISO7710FQDWQ1	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710FQ	
ISO7710FQDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710F, ISO7710FQ)	Samples
ISO7710QDQ1	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710Q	
ISO7710QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(7710, 7710Q)	Samples
ISO7710QDWQ1	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710Q	
ISO7710QDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(ISO7710, ISO7710Q)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ISO7710-Q1 :

- Catalog : [ISO7710](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

GENERIC PACKAGE VIEW

DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A



DW0016B

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated