

## LF298-MIL モノリシック・サンプル・アンド・ホールド回路

### 1 特長

- $\pm 5V \sim \pm 18V$ 電源で動作
- アクイジション時間10 $\mu s$ 未満
- 論理入力がTTL、PMOS、CMOS互換
- $C_h = 0.01\mu F$ において標準ホールド・ステップ0.5mV
- 低入力オフセット
- 0.002%のゲイン精度
- ホールド・モードでの低い出力ノイズ
- ホールド・モード中に入力特性の変化なし
- サンプルまたはホールドでの高い電源除去率
- 広帯域幅
- 航空宇宙用認定、JM38510

### 2 アプリケーション

- リセット・レベル可変のランプ・ジェネレータ
- リセット・レベルをプログラム可能なインテグレーション
- 同期整流関連器
- 2チャンネルのスイッチ
- DCおよびACのゼロ設定
- 階段波ジェネレータ

### 3 概要

LF298-MIL デバイスはモノリシックなサンプル・アンド・ホールド回路で、BI-FETテクノロジーを使用して非常に高いDC精度、信号の高速なアクイジション、低いドループ率を実現しています。ユニティ・ゲインのフォロワーとして動作し、DCゲイン精度は標準0.002%、アクイジション時間は0.01%までで約6 $\mu s$ です。バイポーラ入力段を使用して、低いオフセット電圧と広い帯域幅を実現します。入力オフセットの調整は単一のピンで行われ、入力オフセットのドリフト係数は劣化しません。広い帯域幅から、LF298-MILは1MHzのオペアンプのフィードバック・ループに含めることができ、安定性の問題も発生しません。入力インピーダンスが $10^{10}\Omega$ であるため、ソースのインピーダンスが高くても精度が低下しません。

Pチャンネル接合FETを出力アンプのバイポーラ・デバイスと組み合わせることで、1 $\mu F$ のホールド・コンデンサにより最低5mV/分のドループ率が得られます。JFETのノイズは、従来の設計に使用されるMOSデバイスよりもはるかに低く、高温でも不安定になりません。全体の設計から、電源電圧に等しい入力信号についても、ホールド・モードで入力から出力へのフィードスルーが発生しないことが保証されます。

LF298-MILの論理入力は完全差動で入力電流が小さいため、TTL、PMOS、CMOSへ直接接続できます。差動スレッショルドは1.4Vです。LF298-MILは $\pm 5V \sim \pm 18V$ 電源で動作します。


より厳格な電気的仕様を持つAバージョンも利用できます。

#### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
LF298-MIL	SOIC (14)	8.65mm×3.91mm
	TO-99 (8)	9.08mm×9.08mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### 代表的な接続



#### アクイジション時間



## 目次

<b>1</b>	特長 .....	1	8.3	Feature Description .....	11
<b>2</b>	アプリケーション .....	1	8.4	Device Functional Modes .....	11
<b>3</b>	概要 .....	1	<b>9</b>	<b>Application and Implementation .....</b>	<b>12</b>
<b>4</b>	改訂履歴 .....	2	9.1	Application Information .....	12
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>3</b>	9.2	Typical Applications .....	14
<b>6</b>	<b>Specifications .....</b>	<b>4</b>	<b>10</b>	<b>Power Supply Recommendations .....</b>	<b>23</b>
6.1	Absolute Maximum Ratings .....	4	<b>11</b>	<b>Layout .....</b>	<b>24</b>
6.2	Recommended Operating Conditions .....	4	11.1	Layout Guidelines .....	24
6.3	Thermal Information .....	4	11.2	Layout Example .....	24
6.4	Electrical Characteristics .....	5	<b>12</b>	<b>デバイスおよびドキュメントのサポート .....</b>	<b>25</b>
6.5	Typical Characteristics .....	6	12.1	デバイス・サポート .....	25
<b>7</b>	<b>Parameter Measurement Information .....</b>	<b>9</b>	12.2	ドキュメントの更新通知を受け取る方法 .....	25
7.1	TTL and CMOS $3\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 7\text{ V}$ .....	9	12.3	コミュニティ・リソース .....	25
7.2	CMOS $7\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 15\text{ V}$ .....	9	12.4	商標 .....	25
7.3	Operational Amplifier Drive .....	10	12.5	静電気放電に関する注意事項 .....	25
<b>8</b>	<b>Detailed Description .....</b>	<b>11</b>	12.6	Glossary .....	25
8.1	Overview .....	11	<b>13</b>	<b>メカニカル、パッケージ、および注文情報 .....</b>	<b>25</b>
8.2	Functional Block Diagram .....	11			


## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


日付	改訂内容	注
2017年6月	*	初版

## 5 Pin Configuration and Functions

**D Package  
14-Pin SOIC  
Top View**



**LMC Package  
8-Pin TO-99  
Top View**



A military RETS electrical test specification is available on request.

### Pin Functions

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	SOIC	TO-99		
V <sup>+</sup>	12	1	P	Positive supply
OFFSET ADJUST	14	2	A	DC offset compensation pin
INPUT	1	3	A	Analog Input
V <sup>-</sup>	3	4	P	Negative supply
OUTPUT	7	5	O	Output
C <sub>h</sub>	8	6	A	Hold capacitor
LOGIC REFERENCE	10	7	I	Reference for LOGIC input
LOGIC	11	8	I	Logic input for Sample and Hold modes
NC	2, 4, 5, 6, 9, 13	—	NA	No connect

(1) P = Power, G = Ground, I = Input, O = Output, A = Analog

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage			±18	V
Power dissipation	(Package limitation, see <sup>(3)</sup> )		500	mW
Operating ambient temperature		-25	85	°C
Input voltage			±18	V
Logic-to-logic reference differential voltage (see <sup>(4)</sup> )		7	-30	V
Output short circuit duration		Indefinite		
Hold capacitor short circuit duration			10	sec
Lead temperature	H package (soldering, 10 sec.)		260	°C
	N package (soldering, 10 sec.)		260	°C
	M package: vapor phase (60 sec.)		215	°C
	Infrared (15 sec.)		220	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any temperature is P<sub>D</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>) / R<sub>θJA</sub>, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum junction temperature, T<sub>JMAX</sub>, for the LF298-MIL is 115°C.
- (4) Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.

### 6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage			±15		V
T <sub>J</sub>	Ambient temperature	-25		85	°C

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LF298-MIL		UNIT
		D (SOIC)	LMC (TO-99)	
		14 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	80.6	85 <sup>(2)</sup>	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	38.1	20	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	35.4	—	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	5.8	—	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	35.1	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Board mount in 400 LF/min air flow.

## 6.4 Electrical Characteristics

The following specifications apply for  $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$ ,  $+V_S = +15\text{ V}$ ,  $-V_S = -15\text{ V}$ ,  $T_A = T_J = 25^\circ\text{C}$ ,  $C_h = 0.01\ \mu\text{F}$ ,  $R_L = 10\ \text{k}\Omega$ , LOGIC REFERENCE = 0 V, LOGIC HIGH = 2.5 V, LOGIC LOW = 0 V unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input offset voltage <sup>(1)</sup>	$T_J = 25^\circ\text{C}$		1	3	mV
	Full temperature range			5	mV
Input bias current <sup>(1)</sup>	$T_J = 25^\circ\text{C}$		5	25	nA
	Full temperature range			75	nA
Input impedance	$T_J = 25^\circ\text{C}$		10		$\text{G}\Omega$
Gain error	$T_J = 25^\circ\text{C}$ , $R_L = 10\text{k}$		0.002%	0.005%	
	Full temperature range			0.02%	
Feedthrough attenuation ratio at 1 kHz	$T_J = 25^\circ\text{C}$ , $C_h = 0.01\ \mu\text{F}$	86	96		dB
Output impedance	$T_J = 25^\circ\text{C}$ , "HOLD" mode		0.5	2	$\Omega$
	Full temperature range			4	$\Omega$
HOLD step <sup>(2)</sup>	$T_J = 25^\circ\text{C}$ , $C_h = 0.01\ \mu\text{F}$ , $V_{OUT} = 0$		0.5	2	mV
Supply current <sup>(1)</sup>	$T_J \geq 25^\circ\text{C}$		4.5	5.5	mA
Logic and logic reference input current	$T_J = 25^\circ\text{C}$		2	10	$\mu\text{A}$
Leakage current into hold capacitor <sup>(1)</sup>	$T_J = 25^\circ\text{C}$ , hold mode <sup>(3)</sup>		30	100	$\mu\text{A}$
Acquisition time to 0.1%	$\Delta V_{OUT} = 10\text{ V}$ , $C_h = 1000\ \text{pF}$		4		$\mu\text{s}$
	$C_H = 0.01\ \mu\text{F}$		20		$\mu\text{s}$
Hold capacitor charging current	$V_{IN} - V_{OUT} = 2\text{ V}$		5		mA
Supply voltage rejection ratio	$V_{OUT} = 0$	80	110		dB
Differential logic threshold	$T_J = 25^\circ\text{C}$	0.8	1.4	2.4	V

(1) These parameters ensured over a supply voltage range of  $\pm 5$  to  $\pm 18\text{ V}$ , and an input range of  $-V_S + 3.5\text{ V} \leq V_{IN} \leq +V_S - 3.5\text{ V}$ .

(2) Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5-mV step with a 5-V logic swing and a 0.01- $\mu\text{F}$  hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.

(3) Leakage current is measured at a junction temperature of  $25^\circ\text{C}$ . The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the  $25^\circ\text{C}$  value for each  $11^\circ\text{C}$  increase in chip temperature. Leakage is guaranteed over full input signal range.

### 6.5 Typical Characteristics




Figure 1. Aperture Time




Figure 2. Dielectric Absorption Error in Hold Capacitor




Figure 3. Dynamic Sampling Error




Figure 4. Output Droop Rate




Figure 5. Hold Step




Figure 6. Hold Settling Time

Typical Characteristics (continued)




Figure 7. Leakage Current into Hold Capacitor




Figure 8. Phase and Gain (Input to Output, Small Signal)




Figure 9. Gain Error




Figure 10. Power Supply Rejection




Figure 11. Output Short-Circuit Current




Figure 12. Output Noise

Typical Characteristics (continued)




Figure 13. Input Bias Current




Figure 14. Feedthrough Rejection Ratio (Hold Mode)




Figure 15. Hold Step vs Input Voltage




Figure 16. Output Transient at Start of Sample Mode





Figure 17. Output Transient at Start of Hold Mode




## 7 Parameter Measurement Information

### 7.1 TTL and CMOS $3\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 7\text{ V}$



Threshold = 1.4 V

Figure 18. Sample When Logic High With TTL and CMOS Biasing




Threshold = 1.4 V

Select for 2.8 V at pin 8

Figure 19. Sample When Logic Low With TTL and CMOS Biasing


### 7.2 CMOS $7\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 15\text{ V}$



Threshold =  $0.6 (V^+) + 1.4\text{ V}$

Figure 20. Sample When Logic High With CMOS Biasing


CMOS  $7\text{ V} \leq V_{\text{LOGIC}} (\text{Hi State}) \leq 15\text{ V}$  (continued)



Threshold =  $0.6 (V^+) - 1.4\text{V}$


Figure 21. Sample When Logic Low With CMOS Biasing

7.3 Operational Amplifier Drive



Threshold  $\approx +4\text{ V}$

Figure 22. Sample When Logic High With Operational Amplifier Biasing



Threshold =  $-4\text{ V}$


Figure 23. Sample When Logic Low With Operational Amplifier Biasing

## 8 Detailed Description

### 8.1 Overview

The LF298-MIL device is a monolithic sample-and-hold circuit that uses BI-FET technology to obtain ultrahigh DC accuracy with fast acquisition of signal and low droop rate. Operating as a unity-gain follower, DC gain accuracy is 0.002% typical and acquisition time is as low as 6  $\mu$ s to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. Input impedance of  $10^{10} \Omega$  allows high-source impedances to be used without degrading accuracy.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The LF298-MIL OUTPUT tracks the INPUT signal by charging and discharging the hold capacitor. The OUTPUT can be held at any given time by pulling the LOGIC input low relative to the LOGIC REFERENCE voltage and resume sampling when LOGIC returns high. Additionally, the OFFSET pin can be used to zero the offset voltage present at the INPUT.

### 8.4 Device Functional Modes

The LF298-MIL device has a *sample* mode and *hold* mode controlled by the LOGIC voltage relative to the LOGIC REFERENCE voltage. The device is in *sample* mode when the LOGIC input is pulled high relative to the LOGIC REFERENCE voltage and in *hold* mode when the LOGIC input is pulled low relative to the LOGIC REFERENCE. In *sample* mode, the output is tracking the input signal by charging and discharging the hold capacitor. Smaller values of hold capacitance will allow the output to track faster signals. In *hold* mode the input signal is disconnected from the signal path and the output retains the value on the hold capacitor. Larger values of capacitance will have a smaller droop rate as shown in [Figure 4](#).

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Hold Capacitor

Hold step, acquisition time, and droop rate are the major trade-offs in the selection of a hold capacitor value. Size and cost may also become important for larger values. Use of the curves included with this data sheet should be helpful in selecting a reasonable value of capacitance.

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for instance, may *sag back* up to 0.2% after a quick change in voltage. A long sample time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. Most ceramic capacitors are unusable with > 1% hysteresis. Ceramic NPO or COG capacitors are now available for 125°C operation and also have low dielectric absorption. For more exact data, see [Figure 2](#). The hysteresis numbers on the curve are final values, taken after full relaxation. The hysteresis relaxation time constant in polypropylene, for instance, is 10 to 50 ms. If A-to-D conversion can be made within 1 ms, hysteresis error will be reduced by a factor of ten.

#### 9.1.2 DC and AC Zeroing

DC zeroing is accomplished by connecting the offset adjust pin to the wiper of a 1-k $\Omega$  potentiometer, which has one end tied to V+ and the other end tied through a resistor to ground. The resistor should be selected to give approximately 0.6 mA through the 1-k $\Omega$  potentiometer.

AC zeroing (hold step zeroing) can be obtained by adding an inverter with the adjustment pot tied input to output. A 10-pF capacitor from the wiper to the hold capacitor will give  $\pm 4$ -mV hold step adjustment with a 0.01- $\mu$ F hold capacitor and 5-V logic supply. For larger logic swings, a smaller capacitor (< 10 pF) may be used.

#### 9.1.3 Logic Rise Time

Slower signals will cause excessive hold step. If a R/C network is used in front of the logic input for signal delay, calculate the slope of the waveform at the threshold point to ensure that it is at least 1.0 V/ $\mu$ s.

#### 9.1.4 Sampling Dynamic Signals

Sample error to moving input signals probably causes more confusion among sample-and-hold users than any other parameter. The primary reason for this is that many users make the assumption that the sample and hold amplifier is truly locked on to the input signal while in the sample mode. In actuality, there are finite phase delays through the circuit creating an input-output differential for fast moving signals. In addition, although the output may have settled, the hold capacitor has an additional lag due to the 300- $\Omega$  series resistor on the chip. This means that at the moment the *hold* command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 V<sub>p-p</sub> at 10 kHz. Maximum dV/dt is 0.6 V/ $\mu$ s. With no analog phase delay and 100-ns logic delay, one could expect up to (0.1  $\mu$ s) (0.6V/ $\mu$ s) = 60 mV error if the hold signal arrived near maximum dV/dt of the input. A positive-going input would give a 60-mV error. Now assume a 1-MHz (3-dB) bandwidth for the overall analog loop. This generates a phase delay of 160 ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.16  $\mu$ s) (0.6 V/ $\mu$ s) = -96 mV. Total output error is 60 mV (digital) -96 mV (analog) for a total of -36 mV. To add to the confusion, analog delay is proportioned to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.


**Application Information (continued)**

Figure 1 has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the hold command. This curve is based on a 1-mV error fed into the output.

Figure 6 indicates the time required for the output to settle to 1 mV after the hold command.

**9.1.5 Digital Feedthrough**

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this problem, board layout should keep logic lines as far as possible from the analog input and the  $C_h$  pin. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5 V will also help.




Use 10-pin layout. Guard around  $C_h$  is tied to output.

**Figure 24. Guarding Technique**

## 9.2 Typical Applications

### 9.2.1 X1000 Sample and Hold

The circuit configuration in [Figure 25](#) shows how to incorporate an amplification factor of 1000 into the sample and hold stage. This may be particularly useful if the input signal has a very low amplitude. [Equation 1](#) provides the appropriate value of capacitance for the COMP 2 pin capacitance of the LM108.



\*For lower gains, the LM108 must be frequency compensated

**Figure 25. X1000 Sample and Hold**

$$\text{Use } \approx \frac{100}{A_V} \text{ pF from comp 2 to ground} \quad (1)$$

#### 9.2.1.1 Design Requirements

Assume an unbuffered analog to digital converter with 1-V<sub>pp</sub> dynamic range is used in a system which needs to sample an input signal with only 1-mV<sub>pp</sub> amplitude. Using the device and LM108, connect the input signal so that the maximum dynamic range is used by the 1-V<sub>pp</sub> data converter.



#### 9.2.1.2 Detailed Design Procedure

Connect the device and LM108 as shown in [Figure 25](#). To maximize the dynamic range of 1 V<sub>pp</sub> a gain factor of 1000x is needed. Set R3 to 1 MΩ and R4 to 1 kΩ to give a noninverting gain of 1001. The calculated value of C1 is 0.1 pF according to [Equation 1](#), which is negligibly small and may be left off of the design.

## Typical Applications (continued)


### 9.2.1.3 Application Curves

The feedthrough rejection ratio of the LF298-MIL is extremely good and provides good isolation for a wide variety of hold capacitors as Figure 26 shows. Additionally, the output transient settles almost completely after 0.8  $\mu\text{s}$  and would be ready to sample as shown in Figure 27.



### 9.2.2 Sample and Difference Circuit

The device may be used as a sample and difference circuit as shown in Figure 28 where the output follows the input in hold mode.




$$V_{\text{OUT}} = V_{\text{B}} + \Delta V_{\text{IN}} \text{ (HOLD MODE)}$$

Figure 28. Sample and Difference Circuit

## Typical Applications (continued)

### 9.2.3 Ramp Generator With Variable Reset Level

The circuit configuration shown in [Figure 29](#) generates a ramp signal with variable reset level. The rise or fall time may be computed by [Equation 2](#).




**Figure 29. Ramp Generator With Variable Reset Level**

$$\frac{\Delta V}{\Delta T} = \frac{1.2V}{(R2)(C_h)} \quad (2)$$

### 9.2.4 Integrator With Programmable Reset Level

The device may be used with LM308 to create an integrator circuit with programmable reset level as shown in [Figure 30](#). The integrated output voltage in hold mode is computed with [Equation 3](#).



**Figure 30. Integrator With Programmable Reset Level**

$$V_{OUT} \text{ (Hold Mode)} = \left[ \frac{1}{(R1)(C_h)} \int_0^t V_{IN} dt \right] + [V_R] \quad (3)$$



## Typical Applications (continued)

### 9.2.5 Output Holds at Average of Sampled Input

The device can be used to identify the average value of the input signal and hold the corresponding voltage on the output. Connect  $R_h$  and  $C_h$  as shown in Figure 31. The corresponding values may be calculated with Equation 4.




Figure 31. Output Holds at Average of Sampled Input

$$\text{Select } (R_h)(C_h) \gg \frac{1}{2\pi f_{IN}(\text{Min})} \quad (4)$$

### 9.2.6 Increased Slew Current

The slew current can be increased by connecting opposing diodes from the OUTPUT to the HOLD CAPACITOR pins as shown in Figure 32.





Figure 32. Increased Slew Current

**Typical Applications (continued)**

**9.2.7 Reset Stabilized Amplifier**

The device may be used with LH0042H to create a reset stabilized amplifier with a gain of 1000 as shown in Figure 33.



$$V_{OS} \leq 20 \mu V \text{ (No trim)}$$

$$Z_{IN} \approx 1 M\Omega$$

**Figure 33. Reset Stabilized Amplifier**

$$\frac{\Delta V_{OS}}{\Delta t} \approx 30 \mu V / \text{sec} \tag{5}$$

$$\frac{\Delta V_{OS}}{\Delta T} \approx 0.1 \mu V / ^\circ C \tag{6}$$

Typical Applications (continued)

9.2.8 Fast Acquisition, Low Droop Sample and Hold

Two devices may be used along with LM3905 TIMER to create a fast acquisition, low droop sample and hold circuit as shown in Figure 34.




Figure 34. Fast Acquisition, Low Droop Sample and Hold

Typical Applications (continued)

9.2.9 Synchronous Correlator for Recovering Signals Below Noise Level

The device may be used with two LM122H TIMER devices to create a synchronous correlator for recovering signals below noise level as shown in Figure 35.




Figure 35. Synchronous Correlator for Recovering Signals Below Noise Level

9.2.10 2-Channel Switch

The HOLD CAPACITOR pin could be alternatively used as a second input to create a 2-channel switch shown Figure 36




Figure 36. 2-Channel Switch

In the configuration of Figure 36, input signal A and input signal B have the characteristics listed in Table 1.

Typical Applications (continued)

Table 1. 2-Channel Switch Characteristics

	A	B
Gain	$1 \pm 0.02\%$	$1 \pm 0.2\%$
ZIN	$10^{10} \Omega$	47 k $\Omega$
BW	$\approx 1$ MHz	$\approx 400$ kHz
Crosstalk at 1 kHz	-90 dB	-90 dB
Offset	$\leq 6$ mV	$\leq 75$ mV

9.2.11 DC and AC Zeroing

The device features an OFFSET ADJUST pin which can be connected to a potentiometer to zero the DC offset. Additionally, an inverter may be connected with an AC-coupled potentiometer to the HOLD CAPACITOR pin to create a DC- and AC-zeroing circuit as shown in Figure 37.





Figure 37. DC and AC Zeroing

### 9.2.12 Staircase Generator

The device can be connected as shown in Figure 38 to create a staircase generator.



\*Select for step height: 50 kΩ → 1-V Step.

Figure 38. Staircase Generator

### 9.2.13 Differential Hold

Two devices may be connected as shown in Figure 39 to create a differential hold circuit.





Figure 39. Differential Hold

### 9.2.14 Capacitor Hysteresis Compensation

The device may be used for capacitor hysteresis compensation as shown in [Figure 40](#).



\*Select for time constant  $C1 = \tau/100 \text{ k}\Omega$

\*\*Adjust for amplitude

**Figure 40. Capacitor Hysteresis Compensation**

## 10 Power Supply Recommendations

The LF298-MIL device is rated for a typical supply voltage of  $\pm 15 \text{ V}$ . To achieve noise immunity as appropriate to the application, it is important to use good printed-circuit-board layout practices for power supply rails and planes, as well as using bypass capacitors connected between the power supply pins and ground. All bypass capacitors must be rated to handle the supply voltage and be decoupled to ground. TI recommends to decouple each supply with two capacitors; a small value ceramic capacitor (approximately  $0.1 \mu\text{F}$ ) placed close to the supply pin in addition to a large value Tantalum or Ceramic ( $\geq 10 \mu\text{F}$ ). The large capacitor can be shared by more than one device if necessary. The small ceramic capacitor maintains low supply impedance at higher frequencies while the large capacitor will act as the charge bucket for fast load current spikes at the op amp output. The combination of these capacitors will provide supply decoupling and will help maintain stable operation for most loading conditions.


## 11 Layout

### 11.1 Layout Guidelines


Take care to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. A ground plane underneath the device is recommended; any bypass components to ground should have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins will lower the power supply inductance and provide a more stable power supply. The feedback components should be placed as close to the device as possible to minimize stray parasitics.

### 11.2 Layout Example

Figure 41 shows an example schematic and layout for the LF298-MIL 8-pin PDIP package.



**Figure 41. Schematic Example**



**Figure 42. Layout Example**



## 12 デバイスおよびドキュメントのサポート

### 12.1 デバイス・サポート

#### 12.1.1 デバイスの項目表記

- **ホールド・ステップ:** 定常(DC)アナログ入力電圧によりサンプル・モードからホールド・モードへ切り替えるときの、サンプル・アンド・ホールド出力の電圧ステップ。論理スイングは5Vです。
- **アキュイジション時間:** 10Vの出力ステップで新しいアナログ入力電圧を取得するために必要な時間。アキュイジション時間は出力のセットリングに必要な時間だけではなく、ホールド・モードに切り替わったとき出力が正しい値となるよう、すべての内部ノードがセットリングするために必要な時間も含まれます。
- **ゲイン誤差:** サンプル・モードでの、出力電圧スイングと入力電圧スイングの比率で、パーセントの差分で表されます。
- **ホールド・セットリング時間:** ホールド論理コマンド後、出力が最終値の1mV以内にセットリングするため必要な時間。
- **動的サンプリング誤差:** ホールド・コマンドが与えられたとき、アナログ入力の変化により、ホールドされている出力に発生する誤差。与えられたホールド・コンデンサの値と入力スルー・レートに対して、誤差はmVで表されます。この誤差項は、長いサンプリング時間についても発生します。
- **アパーチャ時間:** ホールドされている出力に入力アナログ遷移が影響を及ぼさないよう、ホールド・コマンドと入力アナログ遷移との間に必要な遅延時間。

### 12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.4 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.6 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LF298H	ACTIVE	TO-99	LMC	8	500	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 0	( LF298H, LF298H)	<a href="#">Samples</a>
LF298H/NOPB	ACTIVE	TO-99	LMC	8	500	RoHS & Green	Call TI	Level-1-NA-UNLIM	0 to 0	( LF298H, LF298H)	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





# PACKAGE OUTLINE

## LMC0008A

### TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



4220610/B 09/2024

#### NOTES:


1. All linear dimensions are in inches [millimeters]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pin numbers shown for reference only. Numbers may not be marked on package.
4. Reference JEDEC registration MO-002/TO-99.

# EXAMPLE BOARD LAYOUT

LMC0008A

TO-CAN - 5.72 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 12X

4220610/B 09/2024

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated