

LM2735-Q1 520kHz/1.6MHz、実装効率の高い昇圧およびSEPIC DC/DCレギュレータ


1 特長

- 車載アプリケーション用にAEC-Q100認定済み:
 - デバイス温度グレード1: 動作時周囲温度 $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$
- 入力電圧範囲: 2.7V~5.5V
- 出力電圧範囲: 3V~24V
- 全温度範囲でのスイッチ電流: 2.1A
- 電流モード制御
- 論理Highのイネーブル・ピン
- シャットダウン時の極めて低いスタンバイ電流: 80nA
- 170mΩ NMOSスイッチ
- $\pm 2\%$ の帰還電圧精度
- 使いやすく、ソリューション全体のサイズが小さい
 - 内部ソフトスタート
 - 補償回路内蔵
 - 2つのスイッチング周波数
 - 520kHz (LM2735-Y)
 - 1.6MHz (LM2735-X)
 - 小型の表面実装インダクタおよびチップ・コンデンサを使用可能
 - 小型のSOT-23およびWSONパッケージ
- WEBENCH[®] Power Designerにより、LM2735-Q1を使用するカスタム設計を作成

2 アプリケーション

- 車載用インフォテインメントおよびクラスタ
- 先進運転支援システム(ADAS)
- ゲートウェイ
- 車載用TFT LCDバイアス

代表的な昇圧アプリケーションの回路



3 概要

LM2735-Q1デバイスは、使いやすく実装効率の高い2.1Aローサイド・スイッチ・レギュレータで、昇圧およびSEPIC DC/DCレギュレーションに理想的です。局所的なDC/DC変換に必要なアクティブ機能をすべて内蔵し、高速過渡応答と正確なレギュレーションを極めて小さなPCB面積で実現します。スイッチング周波数は520kHzまたは1.6MHzにチップ内部で設定され、最大90%の効率で超小型の表面実装インダクタとチップ・コンデンサを使用できます。このデバイスは後昇圧として、メイン車載用システムの3.3Vレールを昇圧し、CANトランシーバや、5Vを必要とする他の回路に給電するためにも使用できます。24Vを出力できるため、オーディオ・アンプ、アンテナ、PoC (Power-over-Coax)、車載用オーディオ・バス(A2B)デバイスの電源としてLM2735-Q1を使用することもできます。


また電流モード制御と内部補償を備えているため使いやすく、素子数を最低限に抑えて幅広い動作条件で高性能レギュレーションを実現します。シャットダウン機能を用いることで80nAの極めて小さいスタンバイ電流へと外部から制御でき、携帯型アプリケーションに最適です。小型のSOT-23およびWSONパッケージにより、実装面積を削減できます。このほか、ソフトスタート、突入電流低減回路、パルス単位の電流制限、サーマル・シャットダウンを内蔵しています。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM2735-Q1	WSON (6)	3.00mm×3.00mm
	SOT-23 (5)	1.60mm×2.90mm

(1) 提供されているすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

効率と負荷電流との関係 $V_O = 12\text{V}$



目次



1	特長	1	8	Application and Implementation	14
2	アプリケーション	1	8.1	Application Information.....	14
3	概要	1	8.2	Typical Applications	14
4	改訂履歴	2	9	Power Supply Recommendations	35
5	Pin Configuration and Functions	3	10	Layout	35
6	Specifications	4	10.1	Layout Guidelines	35
6.1	Absolute Maximum Ratings	4	10.2	Layout Examples.....	36
6.2	ESD Ratings.....	4	10.3	Thermal Considerations	37
6.3	Recommended Operating Conditions.....	4	11	デバイスおよびドキュメントのサポート	46
6.4	Thermal Information	5	11.1	デバイス・サポート	46
6.5	Electrical Characteristics.....	5	11.2	WEBENCH®ツールによるカスタム設計.....	46
6.6	Typical Characteristics	7	11.3	ドキュメントのサポート	46
7	Detailed Description	9	11.4	ドキュメントの更新通知を受け取る方法.....	46
7.1	Overview	9	11.5	コミュニティ・リソース	46
7.2	Functional Block Diagram	11	11.6	商標	46
7.3	Feature Description.....	11	11.7	静電気放電に関する注意事項	47
7.4	Device Functional Modes.....	14	11.8	Glossary	47
			12	メカニカル、パッケージ、および注文情報	47

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2018年9月	*	2007年6月に作成された、商業用と車載用を組み合わせたデータシートSNVS485から、LM2735-Q1を分離このドキュメント(SNVS73)では、車載用のLM2735-Q1について詳しく記載し、WEBENCH® Power Designerへのリンクを追加 SOT-23およびWSONパッケージについて、V _{FB} 帰還のテスト条件を「T _J = -40°C ~ 125°C」から、「T _J = 0°C ~ 125°C」に変更

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23	WSON		
AGND	—	5	PWR	Signal ground pin. Place the bottom resistor of the feedback network as close as possible to this pin and pin 4.
EN	4	3	I	Shutdown control input. Logic high enables operation. Do not allow this pin to float or be greater than $V_{IN} + 0.3\text{ V}$.
FB	3	4	I	Feedback pin. Connect FB to external resistor-divider to set output voltage.
GND	2	DAP	PWR	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin. For WSON, connect to pin 1 and pin 5 on top layer. Place 4-6 vias from DAP to bottom layer GND plane.
NC	—	—	—	No Connect
PGND	—	1	PWR	Power ground pin. Place PGND and output capacitor GND close together.
SW	1	6	O	Output switch. Connect to the inductor, output diode.
VIN	5	2	PWR	Supply voltage for power stage, and input supply voltage.

6 Specifications

6.1 Absolute Maximum Ratings

 See ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
V_{IN}	-0.5	7	V
SW voltage	-0.5	26.5	V
FB voltage	-0.5	3	V
EN voltage	-0.5	7	V
Junction temperature ⁽³⁾		150	°C
Soldering information, infrared/convection reflow (15 s)		220	°C
Storage temperature, T_{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Thermal shutdown occurs if the junction temperature exceeds the maximum junction temperature of the device.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2000	V
		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}		2.7		5.5	V
V_{SW}		3		24	V
V_{EN} ⁽¹⁾		0		V_{IN}	V
Junction temperature		-40		125	°C
Power dissipation	(Internal) SOT-23			400	mW

- (1) Do not allow this pin to float or be greater than $V_{IN} + 0.3$ V.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM2735-Q1		UNIT
		NGG (WSON)	DBV (SOT-23)	
		6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	54.9	164.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance ⁽²⁾	50.9	115.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.3	27	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.7	12.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	29.4	26.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.3	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

(2) Applies for packages soldered directly onto a 3-inch × 3-inch PC board with 2-oz. copper on 4 layers in still air.

6.5 Electrical Characteristics

Limits are for $T_J = 25^\circ\text{C}$. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. $V_{IN} = 5\text{ V}$ unless otherwise indicated under the Conditions column.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{FB}	Feedback voltage	$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ (SOT-23)	$T_J = 25^\circ\text{C}$		1.255		V
			$T_J = -40^\circ\text{C}$ to 125°C	1.23		1.28	
		$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ (SOT-23)	$T_J = 25^\circ\text{C}$		1.255		
			$T_J = 0^\circ\text{C}$ to 125°C	1.236		1.274	
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ (WSON)	$T_J = 25^\circ\text{C}$		1.255		
			$T_J = -40^\circ\text{C}$ to 125°C	1.225		1.285	
$0^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$ (WSON)	$T_J = 25^\circ\text{C}$		1.255				
	$T_J = 0^\circ\text{C}$ to 125°C	1.229		1.281			
$\Delta V_{FB}/V_{IN}$	Feedback voltage line regulation	$V_{IN} = 2.7\text{ V}$ to 5.5 V			0.06		%/V
I_{FB}	Feedback input bias current	$T_J = 25^\circ\text{C}$			0.1		μA
		$T_J = -40^\circ\text{C}$ to 125°C				1	
F_{SW}	Switching frequency	LM2735-Q1-X	$T_J = 25^\circ\text{C}$		1600		kHz
			$T_J = -40^\circ\text{C}$ to 125°C	1200		2000	
		LM2735-Q1-Y	$T_J = 25^\circ\text{C}$		520		
			$T_J = -40^\circ\text{C}$ to 125°C	360		680	
D_{MAX}	Maximum duty cycle	LM2735-Q1-X	$T_J = 25^\circ\text{C}$		96%		
			$T_J = -40^\circ\text{C}$ to 125°C	88%			
		LM2735-Q1-Y	$T_J = 25^\circ\text{C}$		99%		
			$T_J = -40^\circ\text{C}$ to 125°C	91%			
D_{MIN}	Minimum duty cycle	LM2735-Q1-X			5%		
		LM2735-Q1-Y			2%		
$R_{DS(ON)}$	Switch ON-resistance	SOT-23	$T_J = 25^\circ\text{C}$		170		m Ω
			$T_J = -40^\circ\text{C}$ to 125°C		330		
		WSON	$T_J = 25^\circ\text{C}$		190		
			$T_J = -40^\circ\text{C}$ to 125°C		350		
I_{CL}	Switch current limit	$T_J = 25^\circ\text{C}$			3		A
		$T_J = -40^\circ\text{C}$ to 125°C		2.1			
SS	Soft start				4		ms

Electrical Characteristics (continued)

Limits are for $T_J = 25^\circ\text{C}$. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. $V_{IN} = 5\text{ V}$ unless otherwise indicated under the Conditions column.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I_Q	Quiescent current (switching)	LM2735-Q1-X	$T_J = 25^\circ\text{C}$		7		mA
			$T_J = -40^\circ\text{C}$ to 125°C			11	
	LM2735-Q1-Y	$T_J = 25^\circ\text{C}$		3.4			
		$T_J = -40^\circ\text{C}$ to 125°C			7		
Quiescent current (shutdown)	All options $V_{EN} = 0\text{ V}$			80		nA	
UVLO	Undervoltage lockout	VIN rising	$T_J = 25^\circ\text{C}$		2.3		V
			$T_J = -40^\circ\text{C}$ to 125°C			2.65	
		VIN falling	$T_J = 25^\circ\text{C}$		1.9		
			$T_J = -40^\circ\text{C}$ to 125°C		1.7		
V_{EN_TH}	Shutdown threshold voltage	See ⁽¹⁾ , $T_J = -40^\circ\text{C}$ to 125°C				0.4	V
	Enable threshold voltage	See ⁽¹⁾ , $T_J = -40^\circ\text{C}$ to 125°C		1.8			
I_{SW}	Switch leakage	$V_{SW} = 24\text{ V}$			1		μA
I_{EN}	Enable pin current	Sink/source			100		nA
T_{SD}	Thermal shutdown temperature ⁽²⁾				160		$^\circ\text{C}$
	Thermal shutdown hysteresis				10		

(1) Do not allow this pin to float or be greater than $V_{IN} + 0.3\text{ V}$.

(2) Thermal shutdown occurs if the junction temperature exceeds the maximum junction temperature of the device.

6.6 Typical Characteristics




Figure 1. Current Limit vs Temperature




Figure 2. FB Pin Voltage vs Temperature




Figure 3. Oscillator Frequency vs Temperature - "X"




Figure 4. Oscillator Frequency vs Temperature - "Y"




Figure 5. Typical Maximum Output Current vs V_{IN}






Figure 6. $R_{DS(on)}$ vs Temperature

Typical Characteristics (continued)




$V_O = 20\text{ V}$

Figure 7. LM2735-Q1X Efficiency vs Load Current




$V_O = 20\text{ V}$

Figure 8. LM2735-Q1Y Efficiency vs Load Current



$V_O = 12\text{ V}$

Figure 9. LM2735-Q1X Efficiency vs Load Current



$V_O = 12\text{ V}$

Figure 10. LM2735-Q1Y Efficiency vs Load Current




Figure 11. Output Voltage Load Regulation




Figure 12. Output Voltage Line Regulation

7 Detailed Description

7.1 Overview

The LM2735-Q1 device is highly efficient and easy-to-use switching regulator for boost and SEPIC applications. The device provides regulated DC output with fast transient response. Device architecture (current mode control) and internal compensation enable solutions with minimum number of external components. Additionally high switching frequency allows for use of small external passive components (chip capacitors, SMD inductors) and enables power solutions with very small PCB area. LM2735-Q1 also provides features such as soft start, pulse-by-pulse current-limit, and thermal shutdown.

7.1.1 Theory of Operation

The LM2735-Q1 is a constant-frequency PWM boost regulator IC that delivers a minimum of 2.1 A peak switch current. The regulator has a preset switching frequency of either 520 kHz or 1.6 MHz. This high frequency allows the device to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space. The LM2735-Q1 is internally compensated, so it is simple to use, and requires few external components. The device uses current-mode control to regulate the output voltage. The following operating description of the LM2735-Q1 refers to the simplified internal block diagram ([Functional Block Diagram](#)), the simplified schematic ([Figure 13](#)), and its associated waveforms ([Figure 14](#)). The LM2735-Q1 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage (V_{SW}) decreases to approximately GND, and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sensed signal is summed with the corrective ramp of the regulator and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through diode D1, which forces the SW pin to swing to the output voltage plus the forward voltage (V_D) of the diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage .




Figure 13. Simplified Schematic

Overview (continued)





Figure 14. Typical Waveforms

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Current Limit

The LM2735-Q1 uses cycle-by-cycle current limiting to protect the internal NMOS switch. It is important to note that this current limit will not protect the output from excessive current during an output short circuit. The input supply is connected to the output by the series connection of an inductor and a diode. If a short circuit is placed on the output, excessive current can damage both the inductor and diode.

7.3.2 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 160°C. After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 150°C.

7.3.3 Soft Start

This function forces V_{OUT} to increase at a controlled rate during start-up. During soft start, the reference voltage of the error amplifier ramps to its nominal value of 1.255 V in approximately 4 ms. This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current.

7.3.4 Compensation

The LM2735-Q1 uses constant-frequency peak current mode control. This mode of control allows for a simple external compensation scheme that can be optimized for each application. A complicated mathematical analysis can be completed to fully explain the internal and external compensation of the LM2735-Q1, but for simplicity, a graphical approach with simple equations will be used. Below is a Gain and Phase plot of a LM2735-Q1 that produces a 12-V output from a 5-V input voltage. The Bode plot shows the total loop Gain and Phase without external compensation.

Feature Description (continued)




Figure 15. LM2735-Q1 Without External Compensation

One can see that the crossover frequency is fine, but the phase margin at 0 dB is very low (22°). A zero can be placed just above the crossover frequency so that the phase margin will be bumped up to a minimum of 45°. Below is the same application with a zero added at 8 kHz.




Figure 16. LM2735-Q1 With External Compensation

The simplest method to determine the compensation component value is as follows.

Set the output voltage with Equation 1.

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R_1$$

where

- R1 is the bottom resistor and R2 is the resistor tied to the output voltage. (1)

The next step is to calculate the value of C3. The internal compensation has been designed so that when a zero is added from 5 kHz to 10 kHz, the converter will have good transient response with plenty of phase margin for all input and output voltage combinations.

$$F_{ZERO-CF} = \frac{1}{2\pi(R_2 \times C_f)} = 5 \text{ kHz} \rightarrow 10 \text{ kHz} \tag{2}$$

Feature Description (continued)

Lower output voltages will have the zero set closer to 10 kHz, and higher output voltages will usually have the zero set closer to 5 kHz. TI recommends obtaining a gain and phase plot for your actual application. See [Application and Implementation](#) to obtain examples of working applications and the associated component values.

Pole at origin due to internal GM amplifier:

$$F_{P-ORIGIN} \tag{3}$$

Pole due to output load and capacitor:

$$F_{P-RC} = \frac{1}{2\pi(R_{LOAD}C_{OUT})} \tag{4}$$

[Equation 4](#) only determines the frequency of the pole for perfect current mode control (CMC). That is, it doesn't take into account the additional internal artificial ramp that is added to the current signal for stability reasons. Adding artificial ramp begins to move away from CMC to voltage mode control (VMC). The artifact is that the pole due to the output load, and output capacitor is actually slightly higher in frequency than calculated. In this example, it is calculated at 650 Hz, but in reality, it is around 1 kHz.

The zero created with capacitor C3 and resistor R2:




Figure 17. Setting External Pole-Zero

$$F_{ZERO-CF} = \frac{1}{2\pi(R_2 \times C_3)} \tag{5}$$

There is an associated pole with the zero that was created in [Equation 5](#).

$$F_{POLE-CF} = \frac{1}{2\pi((R_1 || R_2) \times C_3)} \tag{6}$$

It is always higher in frequency than the zero.

A right-half plane zero (RHPZ) is inherent to all boost converters. One must remember that the gain associated with a right-half plane zero increases at 20 dB per decade, but the phase decreases by 45° per decade. For most applications there is little concern with the RHPZ due to the fact that the frequency at which it shows up is well beyond crossover and has little to no effect on loop stability. One must be concerned with this condition for large inductor values and high output currents.

$$RHP_{ZERO} = \frac{(D)^2 R_{LOAD}}{2\pi \times L} \tag{7}$$

There are miscellaneous poles and zeros associated with parasitics internal to the LM2735-Q1, external components, and the PCB. They are located well over the crossover frequency, and for simplicity are not discussed.

7.4 Device Functional Modes

7.4.1 Enable Pin and Shutdown Mode

The LM2735-Q1 has a shutdown mode that is controlled by the Enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 80 nA. Switch leakage adds up to another 1 μ A from the input supply. The voltage at this pin should never exceed $V_{IN} + 0.3$ V.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The device operates with input voltage in the range of 2.7 V to 5.5 V and provide regulated output voltage. This device is optimized for high-efficiency operation with minimum number of external components. For component selection, see [Detailed Design Procedure](#).

8.2 Typical Applications

8.2.1 LM2735X-Q1 SOT-23 Design Example 1




Figure 18. LM2735X-Q1 (1.6 MHz): $V_{IN} = 5$ V, $V_{OUT} = 12$ V at 350 mA

8.2.1.1 Design Requirements

The device must be able to operate at any voltage within input voltage range.

The load current needs to be defined in order to properly size the inductor, input capacitor, and output capacitor. The inductor must be able to handle full expected load current as well as the peak current generated during load transients and start-up. The inrush current at start-up depends on the output capacitor selection. More details are provided in [Detailed Design Procedure](#).

The device has an enable pin (EN) that is used to enable and disable the device. This pin is active high and care should be taken that voltage on this pin does not exceed $V_{IN} + 0.3$ V.

Typical Applications (continued)

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the LM2735-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Table 1. Bill of Materials

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1, Input Capacitor	22 μ F, 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	10 μ F, 25 V, X5R	TDK	C3216X5R1E106M
C3 Comp Capacitor	330 pF	TDK	C1608X5R1H331K
D1, Catch Diode	0.4 V _f Schottky 1 A, 20 V _R	ST	STPS120M
L1	15 μ H 1.5 A	Coilcraft	MSS5131-153ML
R1	10.2 k Ω , 1%	Vishay	CRCW06031022F
R2	86.6 k Ω , 1%	Vishay	CRCW06038662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.1.2.2 Inductor Selection

The duty cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{1}{1-D} \right) = \frac{1}{D} \quad (8)$$

Therefore:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \quad (9)$$


Power losses due to the diode (D1) forward voltage drop, the voltage drop across the internal NMOS switch, the voltage drop across the inductor resistance (R_{DCR}), and switching losses must be included to calculate a more accurate duty cycle (see [Calculating Efficiency, and Junction Temperature](#) for a detailed explanation). A more accurate formula for calculating the conversion ratio is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D}$$

where

- η equals the efficiency of the LM2735-Q1 application. (10)

The inductor value determines the input ripple current. Lower inductor values decrease the size of the inductor, but increase the input ripple current. An increase in the inductor value decreases the input ripple current.


Figure 19. Inductor Current

$$\frac{2\Delta i_L}{DT_S} = \left(\frac{V_{IN}}{L} \right)$$

$$\Delta i_L = \left(\frac{V_{IN}}{2L} \right) \times DT_S \quad (11)$$

A good design practice is to design the inductor to produce 10% to 30% ripple of maximum load. From the previous equations, the inductor value is then obtained.

$$L = \left(\frac{V_{IN}}{2 \times \Delta i_L} \right) \times DT_S$$

where

- $1/T_S = F_{SW} =$ switching frequency (12)

Ensure that the minimum current limit (2.1 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current ($I_{L_{PK}}$) in the inductor is calculated by:

$$I_{L_{pk}} = I_{IN} + \Delta I_L \quad (13)$$

or

$$I_{L_{pk}} = I_{OUT} / D' + \Delta I_L \quad (14)$$

When selecting an inductor, make sure that it is capable of supporting the peak input current without saturating. Inductor saturation results in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum input current. For example, if the designed maximum input current is 1.5 A and the peak current is 1.75 A, then the inductor should be specified with a saturation current limit of >1.75 A. There is no need to specify the saturation or peak current of the inductor at the 3-A typical switch current-limit.

Because of the operating frequency of the LM2735-Q1, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (DCR) provides better operating efficiency. For recommended inductors, see the following design examples.

8.2.1.2.3 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and equivalent series inductance (ESL). The recommended input capacitance is 10 μ F to 44 μ F, depending on the application. The capacitor manufacturer specifically states the input voltage rating. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. At the operating frequencies of the LM2735-Q1, certain capacitors may have an ESL so large that the resulting impedance ($2\pi fL$) is higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Multilayer ceramic capacitors (MLCC) are good choices for both input and output capacitors and have very low ESL. For MLCCs, TI recommends using X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.

8.2.1.2.4 Output Capacitor

The LM2735-Q1 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output impedance therefore determines the maximum voltage perturbation. The output ripple of the converter is a function of the reactance of the capacitor and its equivalent series resistance (ESR):

$$\Delta V_{OUT} = \Delta I_L \times R_{ESR} + \left(\frac{V_{OUT} \times D}{2 \times F_{SW} \times R_{Load} \times C_{OUT}} \right) \quad (15)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple is approximately sinusoidal and 90° phase shifted from the switching action.

Given the availability and quality of MLCCs and the expected output voltage of designs using the LM2735-Q1, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high-frequency noise. A certain amount of switching edge noise couples through parasitic capacitances in the inductor to the output. A ceramic capacitor bypasses this noise while a tantalum does not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications require a minimum at 4.7 μF of output capacitance. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

8.2.1.2.5 Setting the Output Voltage

The output voltage is set using the following equation where R1 is connected between the FB pin and GND, and R2 is connected between V_{OUT} and the FB pin.






Figure 20. Setting V_{OUT}

A good value for R1 is 10 kΩ.

$$R_2 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R_1 \quad (16)$$

8.2.1.3 Application Curves



8.2.2 LM2735Y-Q1 SOT-23 Design Example 2






Figure 23. LM2735Y-Q1 (520 kHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 12\text{ V}$ at 350 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1YMF
C1, Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C3 Comp Capacitor	330 pF	TDK	C1608X5R1H331K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	33 μH 1.5 A	Coilcraft	DS3316P-333ML
R1	10.2 k Ω , 1%	Vishay	CRCW06031022F
R2	86.6 k Ω , 1%	Vishay	CRCW06038662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.3 LM2735X-Q1 WSON Design Example 3

Figure 24. LM2735X-Q1 (1.6 MHz): $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 12\text{ V}$ at 350 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XSD
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Input Capacitor	No Load		
C3 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C4 Output Capacitor	No Load		
C5 Comp Capacitor	330 pF	TDK	C1608X5R1H331K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	6.8 μH 2 A	Coilcraft	DO1813H-682ML
R1	10.2 k Ω , 1%	Vishay	CRCW06031022F
R2	86.6 k Ω , 1%	Vishay	CRCW06038662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.4 LM2735Y-Q1 WSON Design Example 4

Figure 25. LM2735Y-Q1 (520 kHz): $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 12\text{ V}$ at 350 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1YSD
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Input Capacitor	No Load		
C3 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C4 Output Capacitor	No Load		
C5 Comp Capacitor	330 pF	TDK	C1608X5R1H331K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	15 μH 2 A	Coilcraft	MSS5131-153ML
R1	10.2 k Ω , 1%	Vishay	CRCW06031022F
R2	86.6 k Ω , 1%	Vishay	CRCW06038662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.5 LM2735X-Q1 SOT-23 Design Example 6





Figure 26. LM2735-Q1X (1.6 MHz): $V_{IN} = 3\text{ V}$, $V_{OUT} = 5\text{ V}$ at 500 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1, Input Capacitor	10 μF , 6.3 V, X5R	TDK	C2012X5R0J106K
C2, Output Capacitor	10 μF , 6.3 V, X5R	TDK	C2012X5R0J106K
C3 Comp Capacitor	1000 pF	TDK	C1608X5R1H102K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	10 μH 1.2 A	Coilcraft	DO1608C-103ML
R1	10.0 k Ω , 1%	Vishay	CRCW08051002F
R2	30.1 k Ω , 1%	Vishay	CRCW08053012F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.6 LM2735Y-Q1 SOT-23 Design Example 7

Figure 27. LM2735Y-Q1 (520 kHz): $V_{IN} = 3\text{ V}$, $V_{OUT} = 5\text{ V}$ at 750 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1YMF
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C3 Comp Capacitor	1000 pF	TDK	C1608X5R1H102K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	22 μH 1.2 A	Coilcraft	MSS5131-223ML
R1	10.0 k Ω , 1%	Vishay	CRCW08051002F
R2	30.1 k Ω , 1%	Vishay	CRCW08053012F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.7 LM2735X-Q1 SOT-23 Design Example 8






Figure 28. LM2735X-Q1 (1.6 MHz): $V_{IN} = 3.3\text{ V}$, $V_{out} = 20\text{ V}$ at 100 mA


PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1, Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2, Output Capacitor	4.7 μF , 25 V, X5R	TDK	C3216X5R1E475K
C3 Comp Capacitor	470 pF	TDK	C1608X5R1H471K
D1, Catch Diode	0.4 V_f Schottky 500 mA, 30 V_R	Vishay	MBR0530
L1	10 μH 1.2 A	Coilcraft	DO1608C-103ML
R1	10.0 k Ω , 1%	Vishay	CRCW06031002F
R2	150 k Ω , 1%	Vishay	CRCW06031503F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.8 LM2735Y-Q1 SOT-23 Design Example 9

Figure 29. LM2735Y-Q1 (520 kHz): $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 20\text{ V}$ at 100 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1YMF
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C3 Comp Capacitor	470 pF	TDK	C1608X5R1H471K
D1, Catch Diode	0.4 V_f Schottky 500 mA, 30 V_R	Vishay	MBR0530
L1	33 μH 1.5 A	Coilcraft	DS3316P-333ML
R1	10.0 k Ω , 1%	Vishay	CRCW06031002F
R2	150.0 k Ω , 1%	Vishay	CRCW06031503F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.9 LM2735X-Q1 WSON Design Example 10

Figure 30. LM2735X-Q1 (1.6 MHz): $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 20\text{ V}$ at 150 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XSD
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C3 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C4 Output Capacitor	No Load		
C5 Comp Capacitor	470 pF	TDK	C1608X5R1H471K
D1, Catch Diode	0.4 V_f Schottky 500 mA, 30 V_R	Vishay	MBR0530
L1	8.2 μH 2 A	Coilcraft	DO1813H-822ML
R1	10.0 k Ω , 1%	Vishay	CRCW06031002F
R2	150 k Ω , 1%	Vishay	CRCW06031503F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.11 LM2735X-Q1 WSON SEPIC Design Example 12

Figure 32. LM2735X-Q1 (1.6 MHz): $V_{IN} = 2.7\text{ V} - 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$ at 500 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XSD
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Input Capacitor	No Load		
C3 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C4 Output Capacitor	No Load		
C5 Comp Capacitor	2200 pF	TDK	C1608X5R1H222K
C6	2.2 μF 16 V	TDK	C2012X5R1C225K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	6.8 μH	Coilcraft	DO1608C-682ML
L2	6.8 μH	Coilcraft	DO1608C-682ML
R1	10.2 k Ω , 1%	Vishay	CRCW06031002F
R2	16.5 k Ω , 1%	Vishay	CRCW06031652F
R3	100 k Ω , 1%	Vishay	CRCW06031003F


8.2.12 LM2735X-Q1 SOT-23 LED Design Example 14


Figure 33. LM2735X-Q1 (1.6 MHz): $V_{IN} = 2.7\text{ V} - 5\text{ V}$, $V_{OUT} = 20\text{ V}$ at 50 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	4.7 μF , 25 V, X5R	TDK	C3216JB1E475K
D1, Catch Diode	0.4 V_f Schottky 500 mA, 30 V_R	Vishay	MBR0530
L1	15 μH 1.5 A	Coilcraft	MSS5131-153ML
R1	25.5 Ω , 1%	Vishay	CRCW080525R5F
R2	100 Ω , 1%	Vishay	CRCW08051000F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.13 LM2735Y-Q1 WSON FlyBack Design Example 15




Figure 34. LM2735Y-Q1 (520 kHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = \pm 12\text{ V } 150\text{ mA}$

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1YSD
C1 Input Capacitor	22 μF , 6.3 V, X5R	TDK	C2012X5R0J226M
C2 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
C3 Output Capacitor	10 μF , 25 V, X5R	TDK	C3216X5R1E106M
Cf Comp Capacitor	330 pF	TDK	C1608X5R1H331K
D1, D2 Catch Diode	0.4 V_f Schottky 500 mA, 30 V_R	Vishay	MBR0530
T1			
R1	10.0 k Ω , 1%	Vishay	CRCW06031002F
R2	86.6 k Ω , 1%	Vishay	CRCW06038662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.14 LM2735X-Q1 SOT-23 LED Design Example 16 V_{RAIL} > 5.5 V Application




Figure 35. LM2735X-Q1 (1.6 MHz): V_{PWR} = 9 V, V_{OUT} = 12 V at 500 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1, Input Capacitor	10 μF, 6.3 V, X5R	TDK	C2012X5R0J106K
C2, Output Capacitor	10 μF, 25 V, X5R	TDK	C3216X5R1E106M
C3 V _{IN} Cap	0.1 μF, 6.3 V, X5R	TDK	C2012X5R0J104K
C4 Comp Capacitor	1000 pF	TDK	C1608X5R1H102K
D1, Catch Diode	0.4 V _f Schottky 1 A, 20 V _R	ST	STPS120M
D2	3.3-V Zener, SOT-23	Diodes Inc	BZX84C3V3
L1	6.8 μH 2 A	Coilcraft	DO1813H-682ML
R1	10.0 kΩ, 1%	Vishay	CRCW08051002F
R2	86.6 kΩ, 1%	Vishay	CRCW08058662F
R3	100 kΩ, 1%	Vishay	CRCW06031003F
R4	499 Ω, 1%	Vishay	CRCW06034991F

8.2.15 LM2735X-Q1 SOT-23 LED Design Example 17 Two-Input Voltage Rail Application





Figure 36. LM2735X-Q1 (1.6 MHz): $V_{PWR} = 9$ $V_{IN} = 2.7$ V - 5.5 V, $V_{OUT} = 12$ V at 500 mA

PART ID	PART VALUE	MANUFACTURER	PART NUMBER
U1	2.1-A Boost Regulator	TI	LM2735-Q1XMF
C1, Input Capacitor	10 μ F, 6.3 V, X5R	TDK	C2012X5R0J106K
C2, Output Capacitor	10 μ F, 25 V, X5R	TDK	C3216X5R1E106M
C3 V_{IN} Capacitor	0.1 μ F, 6.3 V, X5R	TDK	C2012X5R0J104K
C4 Comp Capacitor	1000 pF	TDK	C1608X5R1H102K
D1, Catch Diode	0.4 V_f Schottky 1 A, 20 V_R	ST	STPS120M
L1	6.8 μ H 2 A	Coilcraft	DO1813H-682ML
R1	10.0 k Ω , 1%	Vishay	CRCW08051002F
R2	86.6 k Ω , 1%	Vishay	CRCW08058662F
R3	100 k Ω , 1%	Vishay	CRCW06031003F

8.2.16 SEPIC Converter

Figure 37. SEPIC Converter Schematic
8.2.16.1 Detailed Design Procedure

The LM2735-Q1 can easily be converted into a SEPIC converter. A SEPIC converter has the ability to regulate an output voltage that is either larger or smaller in magnitude than the input voltage. Other converters have this ability as well (CUK and buck-boost), but usually create an output voltage that is opposite in polarity to the input voltage. This topology is a perfect fit for Lithium Ion battery applications where the input voltage for a single-cell Li-Ion battery varies from 3 V to 4.5 V, and the output voltage is somewhere in between. Most of the analysis of the LM2735-Q1 boost converter is applicable to the LM2735-Q1 SEPIC converter.

8.2.16.1.1 SEPIC Design Guide

SEPIC Conversion ratio without loss elements:

$$\frac{V_o}{V_{IN}} = \frac{D}{D'} \quad (17)$$

Therefore:

$$D = \frac{V_o}{V_o + V_{IN}} \quad (18)$$

8.2.16.1.2 Small Ripple Approximation

In a well-designed SEPIC converter, the output voltage, input voltage ripple, and inductor ripple is small in comparison to the DC magnitude. Therefore, it is a safe approximation to assume a DC value for these components. The main objective of the Steady State Analysis is to determine the steady state duty-cycle, voltage and current stresses on all components, and proper values for all components.

In a steady-state converter, the net volt-seconds across an inductor after one cycle equals zero. Also, the charge into a capacitor equals the charge out of a capacitor in one cycle.

Therefore:

$$I_{L2} = \left(\frac{D}{D'} \right) \times I_{L1}$$

and

$$I_{L1} = \left(\frac{D}{D'} \right) \times \left(\frac{V_o}{R} \right)$$

(19)

Substituting I_{L1} into I_{L2}

$$I_{L2} = \frac{V_O}{R} \tag{20}$$

The average inductor current of L2 is the average output load.




Figure 38. Inductor Volt-Sec Balance Waveform

Applying charge balance on C1:

$$V_{C1} = \frac{D'(V_o)}{D} \tag{21}$$

Since there are no DC voltages across either inductor, and capacitor C6 is connected to V_{IN} through L1 at one end, or to ground through L2 on the other end, we can say that

$$V_{C1} = V_{IN} \tag{22}$$


Therefore:

$$V_{IN} = \frac{D'(V_o)}{D} \tag{23}$$

This verifies the original conversion ratio equation.

It is important to remember that the internal switch current is equal to I_{L1} and I_{L2} . During the D interval. Design the converter so that the minimum specified peak switch current limit (2.1 A) is not exceeded.

8.2.16.1.3 Steady State Analysis With Loss Elements



Using inductor volt-second balance and capacitor charge balance, the following equations are derived:

$$I_{L2} = \left(\frac{V_O}{R} \right)$$

and

$$I_{L1} = \left(\frac{V_O}{R} \right) \times \left(\frac{D}{D'} \right) \tag{24}$$

$$\frac{V_O}{V_{IN}} = \left(\frac{D}{D'} \right) \left(\frac{1}{\left(1 + \frac{V_D}{V_O} + \frac{R_{L2}}{R} \right) + \left(\frac{D}{D'^2} \right) \left(\frac{R_{ON}}{R} \right) + \left(\frac{D^2}{D'^2} \right) \left(\frac{R_{L1}}{R} \right)} \right) \tag{25}$$

Therefore:

$$\eta = \left(\frac{1}{\left(1 + \frac{V_D}{V_O} + \frac{R_{L2}}{R} \right) + \left(\frac{D}{D'^2} \right) \left(\frac{R_{ON}}{R} \right) + \left(\frac{D^2}{D'^2} \right) \left(\frac{R_{L1}}{R} \right)} \right) \tag{26}$$

One can see that all variables are known except for the duty cycle (D). A quadratic equation is needed to solve for D. A less accurate method of determining the duty cycle is to assume efficiency, and calculate the duty cycle.

$$\frac{V_O}{V_{IN}} = \left(\frac{D}{1 - D} \right) \times \eta \tag{27}$$

$$D = \left(\frac{V_O}{(V_{IN} \times \eta) + V_O} \right) \tag{28}$$

V _{in}	2.7V	V _{in}	3.3V	V _{in}	5V
V _o	3.1V	V _o	3.1V	V _o	3.1V
I _{in}	770 mA	I _{in}	600 mA	I _{in}	375 mA
I _o	500 mA	I _o	500 mA	I _o	500 mA
η	75%	η	80%	η	83%

Figure 39. Efficiencies for Typical SEPIC Application

9 Power Supply Recommendations

The LM2735-Q1 device is designed to operate from an input voltage supply range from 2.7 V to 5.5 V. This input supply must be able to withstand the maximum input current and maintain a voltage above 2.7 V. In case where input supply is located farther away (more than a few inches) from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

When planning layout, there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing a boost converter layout is the close coupling of the GND connections of the C_{OUT} capacitor and the LM2735-Q1 PGND pin. The GND ends should be close to one another and be connected to the GND plane with at least two through-holes. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. Place the feedback resistors as close as possible to the IC, with the AGND of R1 placed as close as possible to the GND (pin 5 for the WSON) of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. See Application Note [AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines](#) for further considerations and the LM2735-Q1 demo board as an example of a 4-layer layout.

Below is an example of a good thermal and electrical PCB design. This is very similar to TI's LM2735-Q1 demonstration boards that are obtainable through the TI website. The demonstration board consists of a 2-layer PCB with a common input and output voltage application. Most of the routing is on the top layer, with the bottom layer consisting of a large ground plane. The placement of the external components satisfies the electrical considerations, and the thermal performance has been improved by adding thermal vias and a top layer *Dog-Bone*.

10.1.1 WSON Package

The LM2735-Q1 packaged in the 6-pin WSON:




Figure 40. Internal WSON Connection

For certain high power applications, the PCB land may be modified to a *dog bone* shape (see [Figure 41](#)). Increasing the size of ground plane, and adding thermal vias can reduce the $R_{\theta JA}$ for the application.

Layout Guidelines (continued)




Figure 41. PCB Dog Bone Layout

10.2 Layout Examples




Figure 42. Example of Proper PCB Layout

Layout Examples (continued)

The layout guidelines described for the LM2735-Q1 Boost-Converter are applicable to the SEPIC Converter. Figure 43 shows a proper PCB layout for a SEPIC Converter.




Figure 43. SEPIC PCB Layout

10.3 Thermal Considerations

When designing for thermal performance, one must consider many variables:

- Ambient temperature: The surrounding maximum air temperature is fairly explanatory. As the temperature increases, the junction temperature increases. This may not be linear though. As the surrounding air temperature increases, resistances of semiconductors, wires and traces increase. This decreases the efficiency of the application, and more power is converted into heat, increasing the silicon junction temperatures further.
- Forced airflow: Forced air can drastically reduce the device junction temperature. Air flow reduces the hot spots within a design. Warm airflow is often much better than a lower ambient temperature with no airflow.
- External components: Choose components that are efficient, and you can reduce the mutual heating between devices.

Thermal Considerations (continued)

10.3.1 Definitions

Heat energy is transferred from regions of high temperature to regions of low temperature through three basic mechanisms: radiation, conduction and convection.

Radiation Electromagnetic transfer of heat between masses at different temperatures.

Conduction Transfer of heat through a solid medium.

Convection Transfer of heat through the medium of a fluid; typically air.

Conduction & Convection will be the dominant heat transfer mechanism in most applications.

$R_{\theta JC}$ Thermal impedance from silicon junction to device case temperature.

$R_{\theta JA}$ Thermal impedance from silicon junction to ambient air temperature.

$C_{\theta JC}$ Thermal Delay from silicon junction to device case temperature.

$C_{\theta CA}$ Thermal Delay from device case to ambient air temperature.

$R_{\theta JA}$ & $R_{\theta JC}$ These two symbols represent thermal impedances, and most data sheets contain associated values for these two symbols. The units of measurement are °C/Watt.

$R_{\theta JA}$ is the sum of smaller thermal impedances (see [Figure 44](#)). The capacitors represent delays that are present from the time that power and its associated heat is increased or decreased from steady state in one medium until the time that the heat increase or decrease reaches steady state on the another medium.




Figure 44. Simplified Thermal Impedance Model

The datasheet values for these symbols are given so that one might compare the thermal performance of one package against another. In order to achieve a comparison between packages, all other variables must be held constant in the comparison (PCB size, copper weight, thermal vias, power dissipation, V_{IN} , V_{OUT} , Load Current, and so forth). This does shed light on the package performance, but it would be a mistake to use these values to calculate the actual junction temperature in your application.

$$R_{\theta JA} = \frac{T_J - T_A}{P_{\text{Dissipation}}} \quad (29)$$

Calculation of the variables of [Equation 29](#) is discussed later, as well as how to eventually calculate a proper junction temperature with relative certainty. The following defines the process of calculating the junction temperature and clarify some common misconceptions.

Thermal Considerations (continued)

$R_{\theta JA}$ [Variables]:

- Input voltage, output voltage, output current, $R_{DS(on)}$.
- Ambient temperature and air flow.
- Internal and external components power dissipation.
- Package thermal limitations.
- PCB variables (copper weight, thermal vias, layers component placement).

It is incorrect to assume that the top case temperature is the proper temperature when calculating $R_{\theta JC}$ value. The $R_{\theta JC}$ value represents the thermal impedance of all six sides of a package, not just the top side. This document refers to a thermal impedance called $R_{\psi JC}$. $R_{\psi JC}$ represents a thermal impedance associated with just the top case temperature. This allows calculation of the junction temperature with a thermal sensor connected to the top case.

10.3.2 PCB Design With Thermal Performance in Mind

The PCB design is a very important step in the thermal design procedure. The LM2735-Q1 is available in 2 package options (5-pin SOT-23 and 6-pin WSON). The options are electrically the same, but difference between the packages is size and thermal performance. The WSON has thermal die attach pads (DAP) attached to the bottom of the packages, and are therefore capable of dissipating more heat than the SOT-23 package. It is important that the correct package for the application is chosen. A detailed thermal design procedure has been included in this data sheet. This procedure helps determine which package is correct, and common applications are analyzed.

There is one significant thermal PCB layout design consideration that contradicts a proper electrical PCB layout design consideration. This contradiction is the placement of external components that dissipate heat. The greatest external heat contributor is the external Schottky diode. It would be ideal to be able to separate by distance the LM2735-Q1 from the Schottky diode, and thereby reducing the mutual heating effect, however, this creates electrical performance issues. It is important to keep the LM2735-Q1, the output capacitor, and Schottky diode physically close to each other (see Figure 42). The electrical design considerations outweigh the thermal considerations. Other factors that influence thermal performance are thermal vias, copper weight, and number of board layers.

10.3.3 LM2735-Q1 Thermal Models

Heat is dissipated from the LM2735-Q1 and other devices. The external loss elements include the Schottky diode, inductor, and loads. All loss elements mutually increase the heat on the PCB, and therefore increase each other's temperatures.





Figure 45. Thermal Schematic

Thermal Considerations (continued)

Figure 46. Associated Thermal Model
10.3.4 Calculating Efficiency, and Junction Temperature

The complete LM2735-Q1 DC/DC converter efficiency (η) can be calculated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

or

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}} \quad (30)$$

Power loss (P_{LOSS}) is the sum of two types of losses in the converter, switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads.

Losses in the LM2735-Q1 device:

$$P_{LOSS} = P_{COND} + P_{SW} + P_Q \quad (31)$$

Thermal Considerations (continued)

Conversion ratio of the boost converter with conduction loss elements inserted:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{D'} \left(1 - \frac{D' \times V_D}{V_{IN}} \right) \left(\frac{1}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{D'^2 R_{OUT}}} \right) \quad (32)$$

If the loss elements are reduced to zero, the conversion ratio simplifies to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{D'} \quad (33)$$

And this is known:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D'} \quad (34)$$

Therefore:

$$\eta = D' \frac{V_{OUT}}{V_{IN}} = \left(\frac{1 - \frac{D' \times V_D}{V_{IN}}}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{D'^2 R_{OUT}}} \right) \quad (35)$$

Calculations for determining the most significant power losses are discussed below. Other losses totaling less than 2% are not discussed.

A simple efficiency calculation that takes into account the conduction losses is shown below:

$$\eta \approx \left(\frac{1 - \frac{D' \times V_D}{V_{IN}}}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{D'^2 R_{OUT}}} \right) \quad (36)$$

The diode, NMOS switch, and inductor DCR losses are included in this calculation. Setting any loss element to zero simplifies the equation.

V_D is the forward voltage drop across the Schottky diode. It can be obtained from the manufacturer's *Electrical Characteristics* section of the data sheet.

The conduction losses in the diode are calculated as follows:

$$P_{DIODE} = V_D \times I_O \quad (37)$$

Depending on the duty cycle, this can be the single most significant power loss in the circuit. Take care to choose a diode that has a low forward voltage drop. Another concern with diode selection is reverse leakage current. Depending on the ambient temperature and the reverse voltage across the diode, the current being drawn from the output to the NMOS switch during time D could be significant, this may increase losses internal to the LM2735-Q1 and reduce the overall efficiency of the application. See the data sheets of the Schottky diode manufacturer for reverse leakage specifications; and, typical applications within this data sheet for diode selections.

Another significant external power loss is the conduction loss in the input inductor. The power loss within the inductor can be simplified to:

$$P_{IND} = I_{IN}^2 R_{DCR} \quad (38)$$

$$P_{IND} = \left(\frac{I_O^2 R_{DCR}}{D'} \right) \quad (39)$$

Thermal Considerations (continued)

The LM2735-Q1 conduction loss is mainly associated with the internal NFET:

$$P_{COND-NFET} = I_{SW-rms}^2 \times R_{DS(ON)} \times D \tag{40}$$




Figure 47. LM2735-Q1 Switch Current

$$I_{SW-rms} = I_{IND} \sqrt{D} \times \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i}{I_{IND}} \right)^2} \approx I_{IND} \sqrt{D}$$

$$P_{IND} = I_{IN}^2 \times R_{IND-DCR}$$

(small ripple approximation) (41)

$$P_{COND-NFET} = I_{IN}^2 \times R_{DS(ON)} \times D \tag{42}$$

$$P_{COND-NFET} = \left(\frac{I_Q}{D} \right)^2 \times R_{DS(ON)} \times D \tag{43}$$

The value for should be equal to the resistance at the junction temperature you wish to analyze. As an example, at 125°C and $V_{IN} = 5\text{ V}$, $R_{DS(ON)} = 250\text{ m}\Omega$ (see [Typical Characteristics](#) for value).

Switching losses are also associated with the internal NMOS switch. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss.

The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node:

$$P_{SWR} = 1/2(V_{OUT} \times I_{IN} \times F_{SW} \times T_{RISE}) \tag{44}$$

$$P_{SWF} = 1/2(V_{OUT} \times I_{IN} \times F_{SW} \times T_{FALL}) \tag{45}$$

$$P_{SW} = P_{SWR} + P_{SWF} \tag{46}$$

Table 2. Typical Switch-Node Rise and Fall Times

V_{IN}	V_{OUT}	T_{RISE}	T_{FALL}
3 V	5 V	6 nS	4 nS
5 V	12 V	6 nS	5 nS
3 V	12 V	7 nS	5 nS
5 V	18 V	7 nS	5 nS

Quiescent power losses: I_Q is the quiescent operating current, and is typically around 4 mA

$$P_Q = I_Q \times V_{IN} \tag{47}$$

10.3.4.1 Example Efficiency Calculation
Table 3. Operating Conditions

PARAMETER	VALUE
V _{IN}	5 V
V _{OUT}	12 V
I _{OUT}	500 mA
V _D	0.4 V
F _{SW}	1.60 MHz
I _Q	4 mA
T _{RISE}	6 nS
T _{FALL}	5 nS
R _{DSON}	250 mΩ
R _{DCR}	50 mΩ
D	0.64
I _{IN}	1.4 A

$$\Sigma P_{\text{COND}} + P_{\text{SW}} + P_{\text{DIODE}} + P_{\text{IND}} + P_{\text{Q}} = P_{\text{LOSS}} \quad (48)$$

Quiescent Power Losses:

$$P_{\text{Q}} = I_{\text{Q}} \times V_{\text{IN}} = 20 \text{ mW} \quad (49)$$

Switching Power Losses:

$$P_{\text{SWR}} = 1/2(V_{\text{OUT}} \times I_{\text{IN}} \times F_{\text{SW}} \times T_{\text{RISE}}) \approx 6 \text{ ns} \approx 80 \text{ mW} \quad (50)$$

$$P_{\text{SWF}} = 1/2(V_{\text{OUT}} \times I_{\text{IN}} \times F_{\text{SW}} \times T_{\text{FALL}}) \approx 5 \text{ ns} \approx 70 \text{ mW} \quad (51)$$

$$P_{\text{SW}} = P_{\text{SWR}} + P_{\text{SWF}} = 150 \text{ mW} \quad (52)$$

Internal NFET Power Losses:

$$R_{\text{DSON}} = 250 \text{ m}\Omega \quad (53)$$

$$P_{\text{CONDUCTION}} = I_{\text{IN}}^2 \times D \times R_{\text{DSON}} \times 305 \text{ mW} \quad (54)$$

Diode Losses:

$$V_{\text{D}} = 0.45 \text{ V} \quad (55)$$

$$P_{\text{DIODE}} = V_{\text{D}} \times I_{\text{IN}}(1-D) = 236 \text{ mW} \quad (56)$$

Inductor Power Losses:

$$R_{\text{DCR}} = 75 \text{ m}\Omega \quad (57)$$

$$P_{\text{IND}} = I_{\text{IN}}^2 \times R_{\text{DCR}} = 145 \text{ mW} \quad (58)$$

Total Power Losses are:

Table 4. Power Loss Tabulation

PARAMETER	VALUE	PARAMETER	VALUE
V _{IN}	5 V		
V _{OUT}	12 V		
I _{OUT}	500 mA	POUT	6 W
V _D	0.4 V	PDIODE	236 mW
F _{SW}	1.6 MHz		
T _{RISE}	6 nS	PSWR	80 mW
T _{FALL}	5 nS	PSWF	70 mW
I _Q	4 mA	PQ	20 mW
R _{DSon}	250 mΩ	PCOND	305 mW
R _{DCR}	75 mΩ	PIND	145 mW
D	0.623		
η	86%	PLOSS	856 mW

$$P_{\text{INTERNAL}} = P_{\text{COND}} + P_{\text{SW}} = 475 \text{ mW} \quad (59)$$

10.3.5 Calculating R_{θJA} and R_{ψJC}

$$R_{\theta JA} = \frac{T_J - T_A}{P_{\text{Dissipation}}}$$

and

$$R_{\psi JC} = \frac{T_J - T_{\text{CASE}}}{P_{\text{Dissipation}}} \quad (60)$$

Now the internal power dissipation is known, and the junction temperature is attempted to be kept at or below 125°C. The next step is to calculate the value for R_{θJA} and/or R_{ψJC}. This is actually very simple to accomplish, and necessary if marginality is a possibility in regards to thermals or determining what package option is correct.

The LM2735-Q1 has a thermal shutdown comparator. When the silicon reaches a temperature of 160°C, the device shuts down until the temperature reduces to 150°C. Knowing this, the R_{θJA} or the R_{ψJC} of a specific application can be calculated. Because the junction-to-top case thermal impedance is much lower than the thermal impedance of junction to ambient air, the error in calculating R_{ψJC} is lower than for R_{θJA}. However, a small thermocouple must be attached onto the top case of the LM2735-Q1 to obtain the R_{ψJC} value.

Knowing the temperature of the silicon when the device shuts down allows three of the four variables to be known. Once the thermal impedance is calculated, work backwards with the junction temperature set to 125°C to determine what maximum ambient air temperature keeps the silicon below the 125°C temperature.

10.3.5.1 Procedure

Place the application into a thermal chamber. Sufficient power must be dissipated in the device so that a good thermal impedance value may be obtained.

Raise the ambient air temperature until the device goes into thermal shutdown. Record the temperatures of the ambient air and/or the top case temperature of the LM2735-Q1. Calculate the thermal impedances.

10.3.5.2 Example From Previous Calculations

$P_{\text{Dissipation}} = 475 \text{ mW}$

$T_A \text{ at Shutdown} = 139^\circ\text{C}$

$T_{\text{Case-Top}} \text{ at Shutdown} = 155^\circ\text{C}$

$$R_{\theta\text{JA}} = \frac{T_J - T_A}{P_{\text{Dissipation}}} ; R_{\psi\text{JC}} = \frac{T_J - T_{\text{Case-Top}}}{P_{\text{Dissipation}}} \tag{61}$$

$R_{\theta\text{JA}} \text{ WSON} = 55^\circ\text{C/W}$

$R_{\psi\text{JC}} \text{ WSON} = 21^\circ\text{C/W}$

WSON typical application produces $R_{\theta\text{JA}}$ numbers in the range of 50°C/W to 65°C/W , and $R_{\psi\text{JC}}$ varies from 18°C/W to 28°C/W . These values are for PCBs with two and four layer boards with 0.5-oz copper, and 4 to 6 thermal vias to bottom side ground plane under the DAP.

For 5-pin SOT-23 package typical applications, $R_{\theta\text{JA}}$ numbers range from 80°C/W to 110°C/W , and $R_{\psi\text{JC}}$ varies from 50°C/W to 65°C/W . These values are for PCBs with 2- and 4-layer boards with 0.5-oz copper, with 2 to 4 thermal vias from GND pin to bottom layer.

For typical thermal impedances and an ambient temperature maximum of 75°C : if the design requires more than 400 mW internal to the LM2735-Q1 be dissipated, or there is 750 mW of total power loss in the application, TI recommends using the 6-pin WSON package.

NOTE

To use these procedures, it is important to dissipate an amount of power within the device to indicate a true thermal impedance value. If a very small internal dissipated value is used, it can be determined that the thermal impedance calculated is abnormally high, and subject to error. [Figure 48](#) shows the nonlinear relationship of internal power dissipation vs $R_{\theta\text{JA}}$.




Figure 48. $R_{\theta\text{JA}}$ vs Internal Dissipation for the WSON

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 デベロッパー・ネットワークの製品に関する免責事項

デベロッパー・ネットワークの製品またはサービスに関するTIの出版物は、単独またはTIの製品、サービスと一緒に提供される場合に関係なく、デベロッパー・ネットワークの製品またはサービスの適合性に関する是認、デベロッパー・ネットワークの製品またはサービスの是認の表明を意味するものではありません。

11.2 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LM2735-Q1デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WBENCHでご覧になれます。

11.3 ドキュメントのサポート

11.3.1 関連資料

関連資料については、以下を参照してください。

[『AN-1229 SIMPLE SWITCHER®のPCBレイアウト・ガイドライン』](#)

11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックすると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることが出来ます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.6 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.7 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2735XQMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SVDB	Samples
LM2735XQMF/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SVDB	Samples
LM2735YQMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SXUB	Samples
LM2735YQSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L283B	Samples
LM2735YQSDX/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L283B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/J 02/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


NGG0006A



RECOMMENDED LAND PATTERN



DIMENSIONS ARE IN MILLIMETERS
DIMENSION IN () FOR REFERENCE ONLY



SDE06A (Rev A)

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated