



Now







LM2743

JAJSA67I - APRIL 2004 - REVISED FEBRUARY 2019

LM2743 2.3V~16V 入力、電圧モード、 トラッキング付きの同期降圧コントローラ

特長 1

Texas

INSTRUMENTS

- 電力段の入力電圧:1V~16V
- 制御段の入力電圧:3V~6V
- 出力電圧は最小 0.6V に設定可能
- パワー・グッド・フラグとシャットダウン
- 出力過電圧および低電圧の検出
- 温度範囲全体にわたって ±2% の帰還電圧精度
- ローサイドの可変電流センシング
- 可変ソフト・スタート
- シャットダウンおよびソフトスタート・ピンによ るトラッキングおよびシーケンシング
- スイッチング周波数:50kHz~1MHz
- TSSOP-14 パッケージ
- WEBENCH[®] Power Designer により、LM2743 を 使用するカスタム設計を作成
- 2 アプリケーション
- 3.3V の降圧レギュレーション
- ケーブル・モデム、DSL、ADSL
- レーザーおよびインク・ジェット・プリンタ
- 低電圧電源モジュール
- DSP、ASIC、コア、I/O

3 概要

LM2743 は、+2% の高い帰還電圧精度を持つ高速同期 整流降圧レギュレータ・コントローラです。単純な降圧変換 により、最小 0.6V の電圧を出力できます。 IC の制御セク ションの定格は 3V~6V ですが、ドライバ・セクションは最 大 16V の入力電源レールを接続できるように設計されて います。適応型非オーバーラップ MOSFET ゲートを使用 することで、高効率を維持しながら潜在的な貫通電流の問 題を容易に回避できます。この IC は、ハイサイドとローサ イドの両方の位置で N チャネル MOSFET のみを駆動す るという、よりコスト効率の優れた選択肢のために設計され ています。ローサイド・スイッチの電圧降下を検出し、単純 な可変電流制限を行えます。

固定周波数の電圧モード PWM 制御アーキテクチャは、 1 つの外付け抵抗で 50kHz~1MHz に設定可能です。 このようにスイッチング周波数の幅が広いため、電源設計 者は部品サイズ、コスト、効率のトレードオフを考慮して柔 軟に設計できます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)			
LM2743	TSSOP (14)	5.00mm×4.40mm			

(1) 提供されているすべてのパッケージについては、データシートの末 尾にある注文情報を参照してください。



代表的なアプリケーションの図



目次

1	特長	
2	アプ	リケーション 1
3	概要	1
4	改訂	履歴2
5	概要	(続き)3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Typical Characteristics 8
8	Deta	ailed Description 11
	8.1	Overview 11
	8.2	Functional Block Diagram 11
	8.3	Feature Description 11

	8.4	Device Functional Modes	. 19
9	App	lication and Implementation	. 20
	9.1	Application Information	20
	9.2	Typical Applications	20
10	Pow	ver Supply Recommendations	. 34
11	Lay	out	. 34
	11.1	Layout Guidelines	. 34
	11.2	Layout Example	34
12	デバ	イスおよびドキュメントのサポート	. 35
	12.1	デバイス・サポート	35
	12.2	ドキュメントの更新通知を受け取る方法	35
	12.3	コミュニティ・リソース	35
	12.4	商標	35
	12.5	静電気放電に関する注意事項	35
	12.6	Glossary	35
13	メカニ	ニカル、パッケージ、および注文情報	. 36

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision H (October 2015) から Revision I に変更	Page
 編集上の更新、WEBENCH のリンクを追加、技術的変更なし	3
Revision G (March 2013) から Revision H に変更	Page
 「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 	1
Revision F (March 2013) から Revision G に変更	Page



www.tij.co.jp



5 概要(続き)

ソフトスタート、入力低電圧誤動作防止 (UVLO)、およびパワー・グッド (低電圧と過電圧の両方の検出に基づく) の機能が あります。また、外部レールに関するシーケンシングのために、IC のシャットダウン・ピンを使用してスタートアップ遅延を実 現でき、ソフトスタート・ピンを使用して正確なトラッキングを実装できます。

TEXAS INSTRUMENTS

www.ti.com

6 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
BOOT	1	Bootstrap pin. This is the supply rail for the gate drivers. When the high-side MOSFET turns on, the voltage on this pin should be at least one gate threshold above the regulator input voltage V_{IN} to properly turn on the MOSFET. See <i>MOSFET Gate Drivers</i> for more details on how to select MOSFETs.			
LG	2	Low-gate drive pin. This is the gate drive for the low-side N-channel MOSFET. This signal is interlocked with the high-side gate drive HG (Pin 14), so as to avoid shoot-through.			
PGND	3	Power ground. This is also the ground for the low-side MOSFET driver. Both the pins must be			
	13	connected together on the PCB and form a ground plane, which is usually also the system ground.			
SGND	4	Signal ground. It should be connected appropriately to the ground plane with due regard to good layout practices in switching power regulator circuits.			
V _{CC}	5	Supply rail for the control sections of the IC.			
PWGD	6	Power Good pin. This is an open drain output, which is typically meant to be connected to V_{CC} or any other low voltage source through a pull-up resistor. Choose the pull-up resistor so that the current going into this pin is kept below 1 mA. For most applications a recommended value for the pull-up resistor is 100 k Ω . The voltage on this pin is thus pulled low under output under-voltage or overvoltage fault conditions and also under input UVLO.			
I _{SEN}	7	Current limit threshold setting pin. This sources a fixed 40 µA current. A resistor of appropriate value should be connected between this pin and the drain of the low-side MOSFET (switch node).			
EAO	8	Output of the error amplifier. The voltage level on this pin is compared with an internally generated ramp signal to determine the duty cycle. This pin is necessary for compensating the control loop.			
SS/TRACK	9	Soft-start and tracking pin. This pin is internally connected to the non-inverting input of the error amplifier during soft-start, and in fact any time the SS/TRACK pin voltage happens to be below the internal reference voltage. For the basic soft-start function, a capacitor of minimum value 1 nF is connected from this pin to ground. To track the rising ramp of another power supply's output, connect a resistor divider from the output of that supply to this pin as described in <i>Application and Implementation</i> .			
FB	10	Feedback pin. This is the inverting input of the error amplifier, which is used for sensing the output voltage and compensating the control loop.			
FREQ	11	Frequency adjust pin. The switching frequency is set by connecting a resistor of suitable value between this pin and ground. The equation for calculating the exact value is provided in <i>Application and Implementation</i> , but some typical values (rounded up to the nearest standard values) are 324 k Ω for 100 kHz, 97.6 k Ω for 300 kHz, 56.2 k Ω for 500 kHz, 24.9 k Ω for 1 MHz.			
SD	12	IC shutdown pin. Pull this pin to V_{CC} to ensure the IC is enabled. Connect to ground to disable the IC. Under shutdown, both high-side and low-side drives are off. This pin also features a precision threshold for power supply sequencing purposes, as well as a low threshold to ensure minimal quiescent current.			
HG	14	High-gate drive pin. This is the gate drive for the high-side N-channel MOSFET. This signal is interlocked with LG (Pin 2) to avoid shoot-through.			



7 Specifications

7.1 Absolute Maximum Ratings

			MIN	MAX	UNIT
V_{CC}			-0.3	7	V
	BOOT voltage		-0.3	21	V
I _{SEN}	EN		-0.3	9.5	V
	All other pins		-0.3	V _{CC} + 0.3	V
TJ	Junction temperature			150	°C
	Coldoring information	Lead temperature (soldering, 10 s)		260	°C
	Soldering information	Infrared or convection (20 s)		235	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge ⁽¹⁾	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽²⁾	2000	V

(1) The human body model is a 100 pF capacitor discharged through a $1.5 \cdot k\Omega$ resistor into each pin.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM MA	X	UNIT
V _{CC}	Supply voltage range	3		6	V
TJ	Junction temperature	-40	1	25	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TSSOP (PW)	UNIT
		14 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	107.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	33.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	50.7	°C/W
ΨJT	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	50	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

Typical limits are for $T_J = 25^{\circ}$ C only, represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only; minimum and maximum limits apply over the junction temperature range of -40° C to 125° C. Unless otherwise specified, $V_{CC} = 3.3$ V. Data sheet minimum and maximum specification limits are specified by design, test, or statistical analysis. (See ⁽¹⁾)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FB}	FB Pin Voltage	$V_{CC} = 3 V \text{ to } 6 V$	0.588	0.6	0.612	V
V _{ON}	UVLO Thresholds	Rising Falling		2.76 2.42		V
		$V_{CC} = 3.3 \text{ V}, V_{SD} = 3.3 \text{ V}$ Fsw = 600 kHz	1	1.5	2.1	
I _{Q_VCC}	Operating V _{CC} Current	V_{CC} = 5V, V_{SD} = 3.3 V Fsw = 600 kHz	1	1.7	2.1	mA
	Shutdown V _{CC} Current	$V_{CC} = 3.3 \text{ V}, \text{ V}_{SD} = 0 \text{ V}$		110	185	μA
t _{PWGD1}	PWGD Pin Response Time	V _{FB} Rising		6		μs
t _{PWGD2}	PWGD Pin Response Time	V _{FB} Falling		6		μs
I _{SS-ON}	SS Pin Source Current	$V_{SS} = 0 V$	7	10	14	μA
I _{SS-OC}	SS Pin Sink Current During Over Current	V _{SS} = 2.5 V		90		μA
I _{SEN-TH}	ISEN Pin Source Current Trip Point		25	40	55	μA
ERROR AMPL	IFIER					
GBW	Error Amplifier Unity Gain Bandwidth			9		MHz
G	Error Amplifier DC Gain			106		dB
SR	Error Amplifier Slew Rate			3.2		V/µs
I _{EAO}	EAO Pin Current Sourcing and Sinking Capability	V _{EAO} = 1.5, FB = 0.55 V V _{EAO} = 1.5, FB = 0.65 V		2.6 9.2		mA
	Error Amplifier Output Voltage	Minimum		1		V
VEA		Maximum		2		V
GATE DRIVE						
I _{Q-BOOT}	BOOT Pin Quiescent Current	$V_{BOOT} = 12 V, V_{SD} = 0$		18	90	μA
R _{HG_UP}	High-Side MOSFET Driver Pull-Up ON resistance	V _{BOOT} = 5 V at 350 mA Sourcing		3		Ω
R _{HG_DN}	High-Side MOSFET Driver Pull- Down ON resistance	HG = 5 V at 350 mA Sourcing		2		Ω
R _{LG_UP}	Low-Side MOSFET Driver Pull-Up ON resistance	V _{BOOT} = 5 V at 350 mA Sourcing		3		Ω
R _{LG_DN}	Low-Side MOSFET Driver Pull- Down ON resistance	LG = 5 V at 350 mA Sourcing		2		Ω
OSCILLATOR			I			
		R _{FADJ} = 702.1 kΩ		50		
		R _{FADJ} = 98.74 kΩ		300		
TSW	PWW Frequency	R _{FADJ} = 45.74 kΩ	475	600	725	KHZ
		R _{FADJ} = 24.91 kΩ		1000		
D	Max High-Side Duty Cycle	$f_{SW} = 300 \text{ kHz}$ $f_{SW} = 600 \text{ kHz}$ $f_{SW} = 1 \text{ MHz}$		80% 76% 73%		
LOGIC INPUTS	S AND OUTPUTS	1	1			
V _{STBY-IH}	Standby High Trip Point	V_{FB} = 0.575 V, V_{BOOT} = 3.3 V, V_{SD} Rising			1.1	V
V STBY-IL	Standby Low Trip Point	$V_{FB} = 0.575 \text{ V}, V_{BOOT} = 3.3 \text{ V}, V_{SD}$ Falling	0.232			V
V _{SD-IH}	SD Pin Logic High Trip Point	V _{SD} Rising			1.3	V

(1) The power MOSFETs can run on a separate 1-V to 16-V rail (Input voltage, V_{IN}). Practical lower limit of V_{IN} depends on selection of the external MOSFET.



Electrical Characteristics (continued)

Typical limits are for $T_J = 25^{\circ}$ C only, represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only; minimum and maximum limits apply over the junction temperature range of -40° C to 125° C. Unless otherwise specified, $V_{CC} = 3.3$ V. Data sheet minimum and maximum specification limits are specified by design, test, or statistical analysis. (See ⁽¹⁾)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SD-IL}	SD Pin Logic Low Trip Point	V _{SD} Falling	0.8			V
V _{PWGD-TH-LO}	PWGD Pin Trip Points	FB Falling	0.408	0.434	0.457	V
V _{PWGD-TH-HI}	PWGD Pin Trip Points	FB Rising	0.677	0.710	0.742	V
M	DWCD Unstargain	FB Falling		60		
VPWGD-HYS	PWGD Hysteresis	FB Rising		90		mv



7.6 Typical Characteristics





Typical Characteristics (continued)





Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The LM2743 is a <u>vol</u>tage-mode, high-speed synchronous buck regulator with a PWM control scheme. It has output shutdown (SD), input under-voltage lock-out (UVLO) mode and power good (PWGD) flag (based on over-voltage and under-voltage detection). The over-voltage and under-voltage signals are logically OR'ed to drive the power good signal and provide a logic signal to the system if the output voltage goes out of regulation. Current limit is achieved by sensing the voltage V_{DS} across the low-side MOSFET.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Start Up and Soft-Start

When V_{CC} exceeds 2.76V and the shutdown pin (\overline{SD}) sees a logic high, the soft-start period begins. Then an internal, fixed 10 µA source begins charging the soft-start capacitor. During soft-start the voltage on the soft-start capacitor C_{SS} is connected internally to the non-inverting input of the error amplifier. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the LM2743 reference voltage of 0.6V. At this point the reference voltage takes over at the non-inverting error amplifier input. The capacitance of C_{SS} determines the length of the soft-start period, and can be approximated by:

$$C_{SS} = \frac{t_{SS}}{60}$$

where

Feature Description (continued)

• C_{SS} is in µF and t_{SS} is in ms

During soft start the Power Good flag is forced low and it is released when the FB pin voltage reaches 70% of 0.6V. At this point the chip enters normal operation mode, and the output overvoltage and undervoltage monitoring starts.

8.3.2 Normal Operation

While in normal operation mode, the LM2743 regulates the output voltage by controlling the duty cycle of the high side and low side MOSFETs (see 代表的なアプリケーションの図). The equation governing output voltage is:

$$V_{OUT} = \frac{R_{FB1} + R_{FB2}}{R_{FB1}} V_{FB}$$
(V_{FB} = 0.6V) (2)

The PWM frequency is adjustable between 50 kHz and 1 MHz and is set by an external resistor, R_{FADJ}, between the FREQ pin and ground. The resistance needed for a desired frequency is approximately:

$$R_{FADJ} = -5.93 + 3.06 \frac{10^7}{f_{SW}} + 0.24 \frac{10^{12}}{(f_{SW})^2}$$
(3)

Where f_{SW} is in Hz and R_{FADJ} is in k Ω .

8.3.3 Tracking a Voltage Level

The LM2743 can track the output of a master power supply during soft-start by connecting a resistor divider to the SS/TRACK pin. In this way, the output voltage slew rate of the LM2743 will be controlled by the master supply for loads that require precise sequencing. When the tracking function is used no soft-start capacitor should be connected to the SS/TRACK pin. Otherwise, a C_{SS} value of at least 1 nF between the soft-start pin and ground should be used.

Figure 19. Tracking Circuit

One way to use the tracking feature is to design the tracking resistor divider so that the master supply's output voltage (V_{OUT1}) and the LM2743's output voltage (represented symbolically in Figure 19 as V_{OUT2}, that is, without explicitly showing the power components) both rise together and reach their target values at the same time. For this case, the equation governing the values of the tracking divider resistors R_{T1} and R_{T2} is:

$$0.65 = V_{OUT1} \frac{R_{T1}}{R_{T1} + R_{T2}}$$

(4)



(1)

www.ti.com



Feature Description (continued)

The current through R_{T1} should be about 3 mA to 4 mA for precise tracking. The final voltage of the SS/TRACK pin should be set higher than the feedback voltage of 0.6 V (say about 0.65 V as in the above equation). If the master supply voltage was 5 V and the LM2743 output voltage was 1.8 V, for example, then the value of R_{T1} needed to give the two supplies identical soft-start times would be 150 Ω . A timing diagram for the equal soft-start time case is shown in Figure 20.



Figure 20. Tracking with Equal Soft-Start Time

8.3.4 Tracking Voltage Slew Rate

The tracking feature can alternatively be used not to make both rails reach regulation at the same time but rather to have similar rise rates (in terms of output dV/dt). This method ensures that the output voltage of the LM2743 always reaches regulation before the output voltage of the master supply. Because the output of the master supply is divided down, in order to track properly the output voltage of the LM2743 must be lower than the voltage of the master supply. In this case, the tracking resistors can be determined based on the following equation:

$$V_{OUT2} = V_{OUT1} \frac{R_{T1}}{R_{T1} + R_{T2}}$$

(5)

For the example case of $V_{OUT1} = 5$ V and $V_{OUT2} = 1.8$ V, with R_{T1} set to 150 Ω as before, R_{T2} is calculated from the above equation to be 265 Ω . A timing diagram for the case of equal slew rates is shown in Figure 21.



Figure 21. Tracking with Equal Slew Rates

8.3.5 Sequencing

The start up/soft-start of the LM2743 can be delayed for the purpose of sequencing by connecting a resistor divider from the output of a master power supply to the SD pin, as shown in Figure 22.

Copyright © 2004–2019, Texas Instruments Incorporated

www.ti.com

NSTRUMENTS

FXAS

Feature Description (continued)



Figure 22. Sequencing Circuit

A desired delay time t_{DELAY} between the startup of the master supply output voltage and the LM2743 output voltage can be set based on the \overline{SD} pin low-to-high threshold V_{SD-IH} and the slew rate of the voltage at the \overline{SD} pin, SR_{SD} :

$$t_{DELAY} = V_{SD-IH} / SR_{SD}$$

Note again, that in Figure 22, the output voltage of the LM2743 has been represented symbolically as V_{OUT2} , without explicitly showing the power components.

 V_{SD-IH} is typically 1.08V and SR_{SD} is the slew rate of the \overline{SD} pin voltage. The values of the sequencing divider resistors R_{S1} and R_{S2} set the SR_{SD} based on the master supply output voltage slew rate, SR_{OUT1} , using the following equation:

$$SR_{SD} = SR_{OUT1} \frac{R_{S1}}{R_{S1} + R_{S2}}$$

For example, if the master supply output voltage slew rate was 1V/ms and the desired delay time between the startup of the master supply and LM2743 output voltage was 5ms, then the desired SD pin slew rate would be (1.08V/5 ms) = 0.216 V/ms. Due to the internal impedance of the SD pin, the maximum recommended value for R_{S2} is 1 k Ω . To achieve the desired slew rate, R_{S1} would then be 274 Ω . A timing diagram for this example is shown in Figure 23.



Figure 23. Delay for Sequencing

(7)

(6)



Feature Description (continued)

8.3.6 **SD** Pin Impedance

When connecting a resistor divider to the \overline{SD} pin of the LM2743 some care has to be taken. Once the \overline{SD} voltage goes above V_{SD-IH}, a 17-µA pull-up current is activated as shown in Figure 24. This current is used to create the internal hysteresis (\approx 170 mV); however, high external impedances will affect the \overline{SD} pin logic thresholds as well. The external impedance used for the sequencing divider network should preferably be a small fraction of the impedance of the \overline{SD} pin for good performance (around 1 k Ω).



Figure 24. SD Pin Logic

8.3.7 MOSFET Gate Drivers

The LM2743 has two gate drivers designed for driving N-channel MOSFETs in a synchronous mode. Note that unlike most other synchronous controllers, the bootstrap capacitor of the LM2743 provides power not only to the driver of the upper MOSFET, but the lower MOSFET driver too (both drivers are ground referenced, i.e. no floating driver). To fully turn the top MOSFET on, the BOOT voltage must be at least one gate threshold greater than V_{IN} when the high-side drive goes high. This bootstrap voltage is usually supplied from a local charge pump structure. But looking at the *Typical Application* schematic, this also means that the difference voltage V_{CC} - V_{D1}, which is the voltage the bootstrap capacitor charges up to, must be always greater than the maximum tolerance limit of the threshold voltage of the upper MOSFET. Here V_{D1} is the forward voltage drop across the bootstrap diode D1. This therefore may place restrictions on the minimum input voltage and/or type of MOSFET used.

The most basic charge bootstrap pump circuit can be built using one Schottky diode and a small capacitor, as shown in Figure 25. The capacitor C_{BOOT} serves to maintain enough voltage between the top MOSFET gate and source to control the device even when the top MOSFET is on and its source has risen up to the input voltage level. The charge pump circuitry is fed from V_{CC} , which can operate over a range from 3.0V to 6.0V. Using this basic method the voltage applied to the gates of both high-side and low-side MOSFETs is $V_{CC} - V_D$. This method works well when V_{CC} is 5 V±10%, because the gate drives will get at least 4.0V of drive voltage during the worst case of $V_{CC-MIN} = 4.5$ V and $V_{D-MAX} = 0.5$ V. Logic level MOSFETs generally specify their on-resistance at $V_{GS} = 4.5$ V. When $V_{CC} = 3.3$ V ±10%, the gate drive at worst case could go as low as 2.5 V. Logic level MOSFETs are not specified to turn on, or may have much higher on-resistance at 2.5 V. Sub-logic level MOSFETs, usually specified at $V_{GS} = 2.5$ V, will work, but are more expensive, and tend to have higher on-resistance. The circuit in Figure 25 works well for input voltages ranging from 1 V up to 16 V and $V_{CC} = 5$ V ±10%, because the drive voltage depends only on V_{CC} .

Feature Description (continued)



Figure 25. Basic Charge Pump (Bootstrap)

Note that the LM2743 can be paired with a low cost linear regulator like the LM78L05 to run from a single input rail between 6.0 and 14 V. The 5-V output of the linear regulator powers both the V_{CC} and the bootstrap circuit, providing efficient drive for logic level MOSFETs. An example of this circuit is shown in Figure 26.



Figure 26. LM78L05 Feeding Basic Charge Pump

Figure 27 shows a second possibility for bootstrapping the MOSFET drives using a doubler. This circuit provides an equal voltage drive of $V_{CC} - 3V_D + V_{IN}$ to both the high-side and low-side MOSFET drives. This method should only be used in circuits that use 3.3 V for both V_{CC} and V_{IN} . Even with $V_{IN} = V_{CC} = 3.0 V$ (10% lower tolerance on 3.3 V) and $V_D = 0.5 V$ both high-side and low-side gates will have at least 4.5 V of drive. The power dissipation of the gate drive circuitry is directly proportional to gate drive voltage, hence the thermal limits of the LM2743 IC will quickly be reached if this circuit is used with V_{CC} or V_{IN} voltages over 5V.



Feature Description (continued)



Figure 27. Charge Pump with Added Gate Drive

All the gate drive circuits shown in Figure 25 through Figure 27 typically use 100-nF ceramic capacitors in the bootstrap locations.

8.3.8 Power Good Signal

The open drain output on the Power Good pin needs a pull-up resistor to a low voltage source. The pull-up resistor should be chosen so that the current going into the Power Good pin is less than 1 mA. A 100-k Ω resistor is recommended for most applications.

The Power Good signal is an OR-gated flag which takes into account both output over-voltage and under-voltage conditions. If the feedback pin (FB) voltage is 18% above its nominal value (118% x V_{FB} = 0.708V) or falls 28% below that value (72 %x V_{FB} = 0.42V) the Power Good flag goes low. The Power Good flag can be used to signal other circuits that the output voltage has fallen out of regulation, however the switching of the LM2743 continues regardless of the state of the Power Good signal. The Power Good flag will return to logic high whenever the feedback pin voltage is between 72% and 118% of 0.6V.

8.3.9 UVLO

The 2.76V turn-on threshold on V_{CC} has a built in hysteresis of about 300 mV. If V_{CC} drops below 2.42V, the chip enters UVLO mode. UVLO consists of turning off the top and bottom MOSFETS and remaining in that condition until V_{CC} rises above 2.76V. As with shutdown, the soft-start capacitor is discharged through an internal MOSFET, ensuring that the next start-up will be controlled by the soft-start circuitry.

8.3.10 Current Limit

Current limit is realized by sensing the voltage across the low-side MOSFET while it is on. The $R_{DS(ON)}$ of the MOSFET is a known value; hence the current through the MOSFET can be determined as:

 $V_{DS} = I_{OUT} \times R_{DS(ON)}$

(8)

The current through the low-side MOSFET while it is on is also the falling portion of the inductor current. The current limit threshold is determined by an external resistor, R_{CS} , connected between the switching node and the I_{SEN} pin. A constant current of 40 μ A is forced through R_{CS} , causing a fixed voltage drop. This fixed voltage is compared against V_{DS} and if the latter is higher, the current limit of the chip has been reached. To obtain a more accurate value for R_{CS} you must consider the operating values of $R_{DS(ON)}$ and I_{SEN-TH} at their operating temperatures in your application and the effect of slight parameter differences from part to part. R_{CS} can be found by using the following equation using the $R_{DS(ON)}$ value of the low side MOSFET at it's expected hot temperature and the absolute minimum value expected over the full temperature range for the for the I_{SEN-TH} which is 25 μ A:

```
R_{CS} = R_{DSON-HOT} \times I_{LIM} / 40 \ \mu A
```

(9)

Feature Description (continued)

For example, a conservative 15-A current limit in a 10-A design with a minimum $R_{DS(ON)}$ of 10 m Ω would require a 6-k Ω resistor. To prevent the I_{SEN} pin from sinking too much current when the switch node goes above 9.5 V, the value of the current limit setting resistor R_{CS} should not be too low. The criterion is as follows,

$$R_{CS} \ge \frac{V_{IN} - 9.5V}{10 \text{ mA}}$$
 (10)

where the 10 mA is the maximum current I_{SEN} pin is allowed to sink. For example if $V_{IN} = 13.2$ V, the minimum value of R_{CS} is 370 Ω . Because current sensing is done across the low-side MOSFET, no minimum high-side on-time is necessary. The LM2743 enters current limit mode if the inductor current exceeds the current limit threshold at the point where the high-side MOSFET turns off and the low-side MOSFET turns on. (The point of peak inductor current, see Figure 28). Note that in normal operation mode the high-side MOSFET always turns on at the beginning of a clock cycle. In current limit mode, by contrast, the high-side MOSFET on-pulse is skipped. This causes inductor current to fall. Unlike a normal operation switching cycle, however, in a current limit mode switching cycle the high-side MOSFET will turn on as soon as inductor current has fallen to the current limit threshold. The LM2743 will continue to skip high-side MOSFET pulses until the inductor current peak is below the current limit threshold, at which point the system resumes normal operation.



Figure 28. Current Limit Threshold

Unlike a high-side MOSFET current sensing scheme, which limits the peaks of inductor current, low-side current sensing is only allowed to limit the current during the converter off-time, when inductor current is falling. Therefore in a typical current limit plot the valleys are normally well defined, but the peaks are variable, according to the duty cycle. The PWM error amplifier and comparator control the off-pulse of the high-side MOSFET, even during current limit mode, meaning that peak inductor current can exceed the current limit threshold. Assuming that the output inductor does not saturate, the maximum peak inductor current during current limit mode can be calculated with the following equation:

$$I_{PK-CL} = I_{LIM} + (T_{SW} - 200 \text{ ns}) \frac{V_{IN} - V_O}{L}$$
(11)

Where T_{SW} is the inverse of switching frequency f_{SW} . The 200 ns term represents the minimum off-time of the duty cycle, which ensures enough time for correct operation of the current sensing circuitry.



Feature Description (continued)

In order to minimize the time period in which peak inductor current exceeds the current limit threshold, the IC also discharges the soft-start capacitor through a fixed 90-µA sink. The output of the LM2743 internal error amplifier is limited by the voltage on the soft-start capacitor. Hence, discharging the soft-start capacitor reduces the maximum duty cycle D of the controller. During severe current limit this reduction in duty cycle will reduce the output voltage if the current limit conditions last for an extended time. Output inductor current will be reduced in turn to a flat level equal to the current limit threshold. The third benefit of the soft-start capacitor discharge is a smooth, controlled ramp of output voltage when the current limit condition is cleared.

8.3.11 Foldback Current Limit

In the case where extra protection is used to help an output short condition, a current foldback resistor (R_{CLF}) should be considered, see Figure 29. First select the percentage of current limit foldback (P_{LM}):

$$P_{IIM} = I_{IIM} \times F$$

(12)

where P is a ratio between 0 and 1.



Figure 29. Foldback Current Limit Circuit

Obtain the R_{CS} with the following equation:

$$\frac{\mathsf{P}_{\mathsf{LIM}} \times \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}}{\mathsf{I}_{\mathsf{SEN}}} = \mathsf{R}_{\mathsf{CS}}$$
(13)

where $I_{SEN} = 40 \ \mu$ A. If the switch node goes above 9.5 V the following criterion must be satisfied:

$$R_{CS} \ge \frac{V_{IN} - 9.5V}{10 \text{ mA}}$$
(14)

The equation for calculating the foldback resistance value is:

$$R_{CLF} = \frac{R_{CS} \times V_{OUT}}{(I_{LIM} \times R_{DS(ON)}) - (I_{SEN} \times R_{CS})}$$
(15)

8.4 Device Functional Modes

8.4.1 Shutdown

If the shutdown pin is pulled low, (below 0.8 V) the LM2743 enters shutdown mode, and discharges the soft-start capacitor through a MOSFET switch. The high and low-side MOSFETs are turned off. The LM2743 remains in this state as long as V_{SD} sees a logic low (see the *Electrical Characteristics* table). To assure proper IC start-up the shutdown pin should not be left floating. For normal operation this pin should be connected directly to V_{CC} or to another voltage between 1.3 V to V_{CC} (see the *Electrical Characteristics* table).

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM2743 is a voltage-mode, high-speed synchronous buck regulator with a PWM control scheme. It is designed for use in set-top boxes, thin clients, DSL/Cable modems, and other applications that require high-efficiency buck converters. Use the following design procedure to select component values for the LM2743 device. Use the WEBENCH to generate a complete design (see *Custom Design With WEBENCH® Tools*.

9.2 Typical Applications



9.2.1 Synchronous Buck Converter Typical Application using LM2743

Figure 30. 3.3 V to 1.2 V at 4 A, f_{SW} = 300 kHz

9.2.1.1 Design Requirements

The following section provides a step-by-step design guide of a voltage-mode synchronous buck converter using the LM2743. This design converts 3.3 V (V_{IN}) to 1.2 V (V_{OUT}) at a maximum load of 4 A, with an efficiency of 89% and a switching frequency of 300 kHz. The same procedures can be followed to create many other designs with varying input voltages, output voltages, and load currents.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM2743 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance



Typical Applications (continued)

- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Duty Cycle Calculation

The complete duty cycle for a buck converter is defined with Equation 16:

$$D = \frac{V_{OUT} + V_{SWL}}{V_{IN} - V_{SWH} + V_{SWL}}$$
(16)

where V_{SWL} and V_{SWH} are the respective forward voltage drops that develop across the low side and high side MOSFETs. Assuming the inductor ripple current is 20% to 30% of the output current, therefore:

$$V_{SWL} = I_{OUT} \times R_{DS(ON)LOW} \text{ (Low-Side MOSFET)}$$

$$V_{SWH} = I_{OUT} \times R_{DS(ON)HIGH} \text{ (High-Side MOSFET)}$$
(17)
(18)

To calculate the maximum duty cycle use the estimated 'hot' $R_{DS(on)}$ value of the MOSFETs, the minimum input voltage, and maximum load. As shown in Figure 31, the worst case maximum duty cycles of the LM2743 occurs at 125°C junction temperature vs V_{CC} (IC control section voltage). Ensure that the operating duty cycle is below the curve in Figure 31, if this condition is not satisfied, the system will be unable to develop the required duty cycle to derive the necessary system power and so the output voltage will fall out of regulation.



Figure 31. Maximum Duty Cycle vs V_{CC} $T_J = 125^{\circ}C$

9.2.1.2.3 Input Capacitor

The input capacitors in a Buck converter are subjected to high stress due to the input current trapezoidal waveform. Input capacitors are selected for their ripple current capability and their ability to withstand the heat generated since that ripple current passes through their ESR. Input rms ripple current is approximately:

$$I_{\text{RMS}_{\text{RIP}}} = I_{\text{OUT}} \times \sqrt{D(1 - D)}$$
(19)

The power dissipated by each input capacitor is:

$$P_{CAP} = \frac{\left(I_{RMS_RIP}\right)^2 x ESR}{n^2}$$

(20)



Typical Applications (continued)

where n is the number of capacitors, and ESR is the equivalent series resistance of each capacitor. The equation above indicates that power loss in each capacitor decreases rapidly as the number of input capacitors increases. The worst-case ripple for a Buck converter occurs during full load and when the duty cycle (D) is 0.5. For this 3.3V to 1.2V design the duty cycle is 0.364. For a 4A maximum load the ripple current is 1.92A.

9.2.1.2.4 Output Inductor

The output inductor forms the first half of the power stage in a Buck converter. It is responsible for smoothing the square wave created by the switching action and for controlling the output current ripple (ΔI_{OUT}). The inductance is chosen by selecting between tradeoffs in efficiency and response time. The smaller the output inductor, the more quickly the converter can respond to transients in the load current. However, as shown in the efficiency calculations, a smaller inductor requires a higher switching frequency to maintain the same level of output current ripple. An increase in frequency can mean increasing loss in the MOSFETs due to the charging and discharging of the gates. Generally the switching frequency is chosen so that conduction loss outweighs switching loss. The equation for output inductor selection is:

$$L = \frac{V_{IN} - V_{OUT}}{\Delta I_{OUT} \times f_{SW}} \times D$$

$$L = \frac{3.3V - 1.2V}{0.4 \times 4A \times 300 \text{ kHz}} \times \frac{1.2V}{3.3V}$$
(21)
(22)

Here we have plugged in the values for output current ripple, input voltage, output voltage, switching frequency, and assumed a 40% peak-to-peak output current ripple. This yields an inductance of 1.6 μ H. The output inductor must be rated to handle the peak current (also equal to the peak switch current), which is ($I_{OUT} + (0.5 \times \Delta I_{OUT})$) = 4.8 A, for a 4 A design. The Coilcraft DO3316P-222P is 2.2 μ H, is rated to 7.4-A peak, and has a direct current resistance (DCR) of 12 m Ω .

After selecting an output inductor, inductor current ripple should be re-calculated with the new inductance value, as this information is needed to select the output capacitor. Re-arranging the equation used to select inductance yields the following:

$$\Delta I_{OUT} = \frac{V_{IN(MAX)} - V_O}{F_{SW} \times L_{ACTUAL}} \times D$$

(24)

 $V_{IN(MAX)}$ is assumed to be 10% above the steady state input voltage, or 3.6V. The actual current ripple will then be 1.2A. Peak inductor/switch current will be 4.6A.

9.2.1.2.5 Output Capacitor

The output capacitor forms the second half of the power stage of a Buck switching converter. It is used to control the output voltage ripple (ΔV_{OUT}) and to supply load current during fast load transients.

In this example the output current is 4 A and the expected type of capacitor is an aluminum electrolytic, as with the input capacitors. Other possibilities include ceramic, tantalum, and solid electrolyte capacitors, however the ceramic type often do not have the large capacitance needed to supply current for load transients, and tantalums tend to be more expensive than aluminum electrolytic. Aluminum capacitors tend to have very high capacitance and fairly low ESR, meaning that the ESR zero, which affects system stability, will be much lower than the switching frequency. The large capacitance means that at the switching frequency, the ESR is dominant, hence the type and number of output capacitors is selected on the basis of ESR. One simple formula to find the maximum ESR based on the desired output voltage ripple, ΔV_{OUT} and the designed output current ripple, ΔI_{OUT} , is:

$$\mathsf{ESR}_{\mathsf{MAX}} = \frac{\Delta \mathsf{V}_{\mathsf{OUT}}}{\Delta \mathsf{I}_{\mathsf{OUT}}}$$

(25)



Typical Applications (continued)

In this example, in order to maintain a 2% peak-to-peak output voltage ripple and a 40% peak-to-peak inductor current ripple, the required maximum ESR is 20 m Ω . The Sanyo 4SP560M electrolytic capacitor will give an equivalent ESR of 14 m Ω . The capacitance of 560 μ F is enough to supply energy even to meet severe load transient demands.

9.2.1.2.6 MOSFETs

Selection of the power MOSFETs is governed by a tradeoff between cost, size, and efficiency. One method is to determine the maximum cost that can be endured, and then select the most efficient device that fits that price. Breaking down the losses in the high-side and low-side MOSFETs and then creating spreadsheets is one way to determine relative efficiencies between different MOSFETs. Good correlation between the prediction and the bench result is not specified, however. Single-channel buck regulators that use a controller IC and discrete MOSFETs tend to be most efficient for output currents of 2A to 10A.

Losses in the high-side MOSFET can be broken down into conduction loss, gate charging loss, and switching loss. Conduction loss, or I²R loss, is approximately:

$$P_{C} = D ((I_{O})^{2} \times R_{DSON-HI} \times 1.3) (High-Side MOSFET)$$
(26)
$$P_{C} = (1 - D) \times ((I_{O})^{2} \times R_{DSON-LO} \times 1.3) (Low-Side MOSFET)$$
(27)

In the above equations, the factor 1.3 accounts for the increase in MOSFET R_{DSON} due to heating. Alternatively, the 1.3 can be ignored and the R_{DSON} of the MOSFET estimated using the R_{DSON} Vs. Temperature curves in the MOSFET datasheets.

Gate charging loss results from the current driving the gate capacitance of the power MOSFETs, and is approximated as:

$$P_{GC} = n x (V_{DD}) x Q_G x f_{SW}$$
(28)

where 'n' is the number of MOSFETs (if multiple devices have been placed in parallel), V_{DD} is the driving voltage (see *MOSFET Gate Drivers* section) and Q_{GS} is the gate charge of the MOSFET. If different types of MOSFETs are used, the *n* term can be ignored and their gate charges simply summed to form a cumulative Q_G . Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM2743, and not in the MOSFET itself.

Switching loss occurs during the brief transition period as the high-side MOSFET turns on and off, during which both current and voltage are present in the channel of the MOSFET. It can be approximated as:

$$\mathsf{P}_{\mathsf{SW}} = 0.5 \text{ x } \mathsf{V}_{\mathsf{IN}} \text{ x } \mathsf{I}_{\mathsf{O}} \text{ x } (\mathsf{t}_{\mathsf{r}} + \mathsf{t}_{\mathsf{f}}) \text{ x } \mathsf{f}_{\mathsf{SW}}$$

(29)

where t_R and t_F are the rise and fall times of the MOSFET. Switching loss occurs in the high-side MOSFET only.

For this example, the maximum drain-to-source voltage applied to either MOSFET is 3.6V. The maximum drive voltage at the gate of the high-side MOSFET is 3.1V, and the maximum drive voltage for the low-side MOSFET is 3.3V. Due to the low drive voltages in this example, a MOSFET that turns on fully with 3.1V of gate drive is needed. For designs of 5A and under, dual MOSFETs in SOIC-8 package provide a good trade-off between size, cost, and efficiency.

9.2.1.2.7 Support Components

 C_{IN2} - A small value (0.1-µF to 1-µF) ceramic capacitor should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET (dual MOSFETs make this easy). This capacitor should be X5R type dielectric or better.

R_{cc}, **C**_{cc}- These are standard filter components designed to ensure smooth DC voltage for the chip supply. R_{CC} should be 1 Ω to 10 Ω . C_{CC} should 1 μ F, X5R type or better.

C_{BOOT}- Bootstrap capacitor, typically 100 nF.

 $R_{PULL-UP}$ – This is a standard pull-up resistor for the open-drain power good signal (PWGD). The recommended value is 10 k Ω connected to V_{CC}. If this feature is not necessary, the resistor can be omitted.



Typical Applications (continued)

 D_1 - A small Schottky diode should be used for the bootstrap. It allows for a minimum drop for both high and low-side drivers. The MBR0520 or BAT54 work well in most designs.

 R_{CS} - Resistor used to set the current limit. Since the design calls for a peak current magnitude (I_{OUT}+ (0.5 x ΔI_{OUT})) of 4.8 A, a safe setting would be 6A. (This is below the saturation current of the output inductor, which is 7 A.) Following the equation from the *Current Limit* section, a 1.3-kΩ resistor should be used.

 R_{FADJ} - This resistor is used to set the switching frequency of the chip. The resistor value is calculated from equation in *Normal Operation* section. For 300-kHz operation, a 97.6-k Ω resistor should be used.

 C_{SS} - The soft-start capacitor depends on the user requirements and is calculated based on the equation given in the section titled *Start Up and Soft-Start*. Therefore, for a 700-µs delay, a 12-nF capacitor is suitable.

9.2.1.2.8 Control Loop Compensation

The LM2743 uses voltage-mode ('VM') PWM control to correct changes in output voltage due to line and load transients. One of the attractive advantages of voltage mode control is its relative immunity to noise and layout. However VM requires careful small signal compensation of the control loop for achieving high bandwidth and good phase margin.

The control loop is comprised of two parts. The first is the power stage, which consists of the duty cycle modulator, output inductor, output capacitor, and load. The second part is the error amplifier, which for the LM2743 is a 9-MHz op-amp used in the classic inverting configuration. Figure 32 shows the regulator and control loop components.



Figure 32. Power Stage and Error Amplifier

One popular method for selecting the compensation components is to create Bode plots of gain and phase for the power stage and error amplifier. Combined, they make the overall bandwidth and phase margin of the regulator easy to see. Software tools such as Excel, MathCAD, and Matlab are useful for showing how changes in compensation or the power stage affect system gain and phase.

The power stage modulator provides a DC gain A_{DC} that is equal to the input voltage divided by the peak-to-peak value of the PWM ramp. This ramp is 1.0VP-P for the LM2743. The inductor and output capacitor create a double pole at frequency f_{DP} , and the capacitor ESR and capacitance create a single zero at frequency f_{ESR} . For this example, with $V_{IN} = 3.3$ V, these quantities are:

$$A_{DC} = \frac{v_{IN}}{V_{RAMP}} = \frac{3.3}{1.0} = 10.4 \text{ dB}$$
$$f_{DP} = \frac{1}{2\pi} \sqrt{\frac{R_0 + R_L}{LC_0(R_0 + ESR)}} = 4.5 \text{ kHz}$$

٠,

(30)



Typical Applications (continued)

$$f_{ESR} = \frac{1}{2\pi C_0 ESR} = 20.3 \text{ kHz}$$
(32)

In the equation for f_{DP} , the variable R_L is the power stage resistance, and represents the inductor DCR plus the on resistance of the top power MOSFET. R_O is the output voltage divided by output current. The power stage transfer function G_{PS} is given by the following equation, and Figure 34 shows Bode plots of the phase and gain in this example.

$$G_{PS} = \frac{V_{IN} \times R_O}{V_{PAMP}} \times \frac{sC_OR_C + 1}{a \times s^2 + b \times s + c}$$

where

$$a = LC_0(R_0 + R_c)$$

$$b = L + C_0(R_0R_L + R_0R_C + R_CR_L)$$

•
$$c = R_0 + R_1$$



The double pole at 4.5 kHz causes the phase to drop to approximately -130° at around 10 kHz. The ESR zero, at 20.3 kHz, provides a +90° boost that prevents the phase from dropping to -180°. If this loop were left uncompensated, the bandwidth would be approximately 10 kHz and the phase margin 53°. In theory, the loop would be stable, but would suffer from poor DC regulation (due to the low DC gain) and would be slow to respond to load transients (due to the low bandwidth.) In practice, the loop could easily become unstable due to tolerances in the output inductor, capacitor, or changes in output current, or input voltage. Therefore, the loop is compensated using the error amplifier and a few passive components.

For this example, a Type III, or three-pole-two-zero approach gives optimal bandwidth and phase.

In most voltage mode compensation schemes, including Type III, a single pole is placed at the origin to boost DC gain as high as possible. Two zeroes f_{Z1} and f_{Z2} are placed at the double pole frequency to cancel the double pole phase lag. Then, a pole, f_{P1} is placed at the frequency of the ESR zero. A final pole f_{P2} is placed at one-half of the switching frequency. The gain of the error amplifier transfer function is selected to give the best bandwidth possible without violating the Nyquist stability criteria. In practice, a good crossover point is one-fifth of the switching frequency, or 60 kHz for this example. The generic equation for the error amplifier transfer function is:

$$G_{EA} = A_{EA} \times \frac{\left(\frac{s}{2\pi f_{Z1}} + 1\right) \left(\frac{s}{2\pi f_{Z2}} + 1\right)}{s \left(\frac{s}{2\pi f_{P1}} + 1\right) \left(\frac{s}{2\pi f_{P2}} + 1\right)}$$

(34)

(33)

Typical Applications (continued)

In this equation, the variable A_{EA} is a ratio of the values of the capacitance and resistance of the compensation components, arranged as shown in Figure 32. A_{EA} is selected to provide the desired bandwidth. A starting value of 80,000 for A_{EA} should give a conservative bandwidth. Increasing the value will increase the bandwidth, but will also decrease phase margin. Designs with 45° to 60° are usually best because they represent a good trade-off between bandwidth and phase margin. In general, phase margin is lowest and gain highest (worst-case) for maximum input voltage and minimum output current. One method to select A_{EA} is to use an iterative process beginning with these worst-case conditions.

- 1. Increase A_{EA}
- 2. Check overall bandwidth and phase margin
- 3. Change V_{IN} to minimum and recheck overall bandwidth and phase margin
- 4. Change I_O to maximum and recheck overall bandwidth and phase margin

The process ends when the both bandwidth and the phase margin are sufficiently high. For this example input voltage can vary from 3.0 to 3.6 V and output current can vary from 0 to 4 A, and after a few iterations a moderate gain factor of 101 dB is used.

The error amplifier of the LM2743 has a unity-gain bandwidth of 9 MHz. In order to model the effect of this limitation, the open-loop gain can be calculated as:

$$OPG = \frac{2\pi \times 9 \text{ MHz}}{\text{s}}$$
(35)

The new error amplifier transfer function that takes into account unity-gain bandwidth is:

$$H_{EA} = \frac{G_{EA} \times OPG}{1 + G_{EA} + OPG}$$
(36)

50

20

-40

-70

-100

100

1k

10k

FREQUENCY (Hz)

100

1M

୍ -10

PHASE

The gain and phase of the error amplifier are shown in Figure 36.

60

48

36

24

12

0 └ 100

1k

10k

FREQUENCY (Hz)

100k

1N

GAIN (dB)



$$C_{C1} = \frac{I_{Z1}}{A_{EA} \times 10,000 \times f_{P2}} = 27 \text{ pF}$$

$$C_{C2} = \frac{1}{A_{EA} \times 10,000} - C_{C1} = 882 \text{ pF}$$
(38)



www.ti.com

26



Typical Applications (continued)

$$C_{C3} = \frac{1}{2\pi \times 10,000} \times \left(\frac{1}{f_{Z2}} - \frac{1}{f_{P1}}\right) = 2.73 \text{ nF}$$
(39)
$$R_{C1} = \frac{1}{2\pi \times C_{C2} \times f_{Z1}} = 39.8 \text{ k}\Omega$$
(40)
$$R_{C2} = \frac{1}{2\pi \times C_{C3} \times f_{P1}} = 2.55 \text{ k}\Omega$$
(41)

In practice, a good trade off between phase margin and bandwidth can be obtained by selecting the closest $\pm 10\%$ capacitor values above what are suggested for C_{C1} and C_{C2}, the closest $\pm 10\%$ capacitor value below the suggestion for C_{C3}, and the closest $\pm 1\%$ resistor values below the suggestions for R_{C1}, R_{C2}. Note that if the suggested value for R_{C2} is less than 100Ω , it should be replaced by a short circuit. Following this guideline, the compensation components will be:

$$C_{C1} = 27 \text{ pF } \pm 10\%$$

$$C_{C2} = 820 \text{ pF } \pm 10\%$$

$$C_{C3} = 2.7 \text{ nF } \pm 10\%$$

$$R_{C1} = 39.2 \text{ k}\Omega \pm 1\%$$

$$R_{C2} = 2.55 \text{ k}\Omega \pm 1\%$$

The transfer function of the compensation block can be derived by considering the compensation components as impedance blocks Z_F and Z_I around an inverting op-amp:

$$G_{EA-ACTUAL} = \frac{Z_F}{Z_I}$$
(42)

$$Z_{\rm F} = \frac{\frac{1}{\rm sC_{C1}} x \left(10,000 + \frac{1}{\rm sC_{C2}}\right)}{10,000 + \frac{1}{\rm sC_{C1}} + \frac{1}{\rm sC_{C2}}}$$

$$Z_{\rm I} = \frac{R_{\rm C1} \left(R_{\rm C2} + \frac{1}{\rm sC_{\rm C3}}\right)}{R_{\rm C1} + R_{\rm C2} + \frac{1}{\rm sC_{\rm C3}}}$$
(43)

(44) As with the generic equation, G_{EA-ACTUAL} must be modified to take into account the limited bandwidth of the error

amplifier. The result is:

$$H_{EA} = \frac{G_{EA-ACTUAL} \times OPG}{1 + G_{EA-ACTUAL} + OPG}$$
(45)

The total control loop transfer function H is equal to the power stage transfer function multiplied by the error amplifier transfer function.

$$H = G_{PS} \times H_{EA}$$
(46)

Typical Applications (continued)

The bandwidth and phase margin can be read graphically from Bode plots of H_{EA} are shown in Figure 38.



The bandwidth of this example circuit is 59 kHz, with a phase margin of 60°.

9.2.1.2.9 Efficiency Calculations

The following is a sample calculation.

A reasonable estimation of the efficiency of a switching buck controller can be obtained by adding together the Output Power (P_{OUT}) loss and the Total Power (P_{TOTAL}) loss:

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{TOTAL}} \times 100\%$$
(47)

The Output Power (P_{OUT}) for the Figure 30 design is (1.2 V x 4 A) = 4.8 W. The Total Power (P_{TOTAL}), with an efficiency calculation to complement the design, is shown below.

The majority of the power losses are due to low and high side of MOSFET's losses. The losses in any MOSFET are group of switching (P_{SW}) and conduction losses(P_{CND}).

$P_{FET} = P_{SW} + P_{CND} = 61.38 \text{ mW} + 270.42 \text{ mW}$	(48)
P _{FET} = 331.8 mW	(49)

The following equations show FET Switching Loss (P_{SW}).

$P_{SW} = P_{SW(ON)} + P_{SW(OFF)}$	(50)
$P_{SW} = 0.5 \times V_{IN} \times I_{OUT} \times (t_r + t_f) \times f_{SW}$	(51)
P _{SW} = 0.5 x 3.3 V x 4 A x 300 kHz x 31 ns	(52)
P _{SW} = 61.38 mW	(53)

The FDS6898A has a typical turn-on rise time t_r and turn-off fall time t_f of 15 ns and 16 ns, respectively. The switching losses for this type of dual N-Channel MOSFETs are 0.061 W.

The following equations show FET Conduction Loss (P_{CND}).

$P_{CND} = P_{CND1} + P_{CND2}$	(54)
$P_{CND1} = (I_{OUT})^2 \times R_{DS(ON)} \times k \times D$	(55)
$P_{CND2} = (I_{OUT})^2 \times R_{DS(ON)} \times k \times (1-D)$	(56)

 $R_{DS(ON)} = 13 \text{ m}\Omega$ and the factor is a constant value (k = 1.3) to account for the increasing $R_{DS(ON)}$ of a FET due to heating.

 $P_{CND1} = (4A)^2 \times 13 \text{ m}\Omega \times 1.3 \times 0.364$



LM2743 JAJSA67I – APRIL 2004–REVISED FEBRUARY 2019

Typical Applications (continued)

Typical Applications (continued)	
$P_{CND2} = (4A)^2 \times 13 \text{ m}\Omega \times 1.3 \times (1 - 0.364)$	(58)
P _{CND} = 98.42 mW + 172 mW = 270.42 mW	(59)
There are few additional losses that are taken into account:	
The following equations show IC Operating Loss (P _{IC)} .	
$P_{IC} = I_{Q_VCC} \times V_{CC},$	(60)
where I_{Q-VCC} is the typical operating V_{CC} current	
P_{IC} = 1.5 mA x 3.3V = 4.95 mW	(61)
The following equations show FET Gate Charging Loss (P _{GATE}).	
$P_{GATE} = n x V_{CC} x Q_{GS} x f_{SW}$	(62)
P _{GATE} = 2 x 3.3 V x 3 nC x 300 kHz	(63)
$P_{GATE} = 5.94 \text{ mW}$	(64)

The value n is the total number of FETs used and Q_{GS} is the typical gate-source charge value, which is 3 nC. For the FDS6898A the gate charging loss is 5.94 mW.

The following equations show Input Capacitor Loss (P_{CAP}).

$P_{CAP} = \frac{\left(I_{RMS_{RIP}}\right)^2 x ESR}{n^2}$	
where	(65)
$I_{\text{RMS_RIP}} = I_{\text{OUT}} \times \sqrt{D(1 - D)}$	(66)

Here n is the number of paralleled capacitors, ESR is the equivalent series resistance of each, and P_{CAP} is the dissipation in each. So for example if we use only one input capacitor of 24 m Ω .

$P_{CAP} = \frac{(1.924A)^2 \times 24 \text{ m}\Omega}{2}$	
1^{2}	(67)
P _{CAP} = 88.8 mW	(68)

The following equation shows Output Inductor Loss (P_{IND}).

$$P_{IND} = I_{OUT}^{2} \times DCR$$
(69)
where DCR is the DC resistance. Therefore, for example
$$P_{IND} = (4A)^{2} \times 11 \text{ m}\Omega$$

$$P_{IND} = 176 \text{ mW}$$
(70)
(71)

The following equations show Total System Efficiency.

$$P_{TOTAL} = P_{FET} + P_{IC} + P_{GATE} + P_{CAP} + P_{IND}$$

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{TOTAL}} \times 100\%$$
(72)
(72)

$$\eta = \frac{4.8W}{4.8W + 0.6W} = 89\%$$
(74)



Typical Applications (continued)

9.2.1.3 Application Curves



9.2.2 Example Circuit 1



Figure 41. 3.3 V to 1.8 V at 2 A, f_{SW} = 300 kHz

9.2.2.1 Design Requirements

This design converts 3.3 V (V_{IN}) to 1.8 V (V_{OUT}) at a maximum load of 2 A, with a switching frequency of 300 kHz.

9.2.2.2 Detailed Design Procedure

Follow the detailed design procedure in *Detailed Design Procedure*.

Typical Applications (continued)

9.2.2.3 Bill of Materials

PART	T PART NUMBER TYPE		PACKAGE	DESCRIPTION	VENDOR
U1	LM2743	Synchronous Controller	TSSOP-14		ТІ
Q1	FDS6898A	Dual N-MOSFET	SOIC-8	20 V, 10 mΩ at 4.5 V, 16 nC	Fairchild
D1	MBR0520LTI	Schottky Diode	SOD-123		
L1	DO3316P-472	Inductor		4.7 μH, 4.8 Arms, 18 mΩ	Coilcraft
C _{IN} 1	16SP100M	Aluminum Electrolytic	10mm x 6mm	100 μF, 16 V, 2.89 Arms	Sanyo
C _O 1	6SP220M	Aluminum Electrolytic	10mm x 6mm	220 μF, 6.3 V, 3.1 Arms	Sanyo
C _{CC} , C _{BOOT,} C _{IN} 2, C _O 2	VJ1206Y104KXXA	Capacitor	1206	0.1 μF, 10%	Vishay
C _{C3}	VJ0805Y332KXXA	Capacitor	805	3300 pF, 10%	Vishay
C _{SS}	VJ0805A123KXAA	Capacitor	805	12 nF, 10%	Vishay
C _{C2}	VJ0805A821KXAA	Capacitor	805	820 pF 10%	Vishay
C _{C1}	VJ0805A220KXAA	Capacitor	805	22 pF, 10%	Vishay
R _{FB2}	CRCW08051002F	Resistor	805	10.0 kΩ 1%	Vishay
R _{FB1}	CRCW08054991F	Resistor	805	4.99 kΩ1%	Vishay
R _{FADJ}	CRCW08051103F	Resistor	805	110 kΩ 1%	Vishay
R _{C2}	CRCW08052101F	Resistor	805	2.1 kΩ 1%	Vishay
R _{CS}	CRCW08052101F	Resistor	805	2.1 kΩ 1%	Vishay
R _{CC}	CRCW080510R0F	Resistor	805	10.0 Ω 1%	Vishay
R _{C1}	CRCW08055492F	Resistor	805	54.9 kΩ 1%	Vishay
R _{PULL-UP}	CRCW08051003J	Resistor	805	100 kΩ 5%	Vishay

Table 1. Bill of Materials

9.2.3 Example Circuit 2



Figure 42. 5 V to 2.5 V at 2A, $f_{SW} = 300$ kHz

9.2.3.1 Design Requirements

This design converts 5 V (V_{IN}) to 2.5 V (V_{OUT}) at a maximum load of 2 A, with a switching frequency of 300 kHz.



9.2.3.2 Detailed Design Procedure

Follow the detailed design procedure in Detailed Design Procedure.

9.2.3.3 Bill of Materials

PART	PART NUMBER	TYPE	PACKAGE	DESCRIPTION	VENDOR
U1	LM2743	Synchronous Controller	TSSOP-14		ті
Q1	FDS6898A	Dual N-MOSFET	SOIC-8	20 V, 10 mΩ at 4.5 V, 16 nC	Fairchild
D1	MBR0520LTI	Schottky Diode	SOD-123		
L1	DO3316P-682	Inductor		6.8 μH, 4.4 Arms, 27 mΩ	Coilcraft
C _{IN} 1	16SP100M	Aluminum Electrolytic	10mm x 6mm	100 µF, 16 V, 2.89 Arms	Sanyo
C _O 1	o ¹ 10SP56M Aluminum Electrolyti		6.3mm x 6mm	56 μF, 10 V, 1.7 Arms	Sanyo
$C_{CC}, C_{BOOT,}$ $C_{IN}2, C_{O}2$	VJ1206Y104KXXA	Capacitor	1206	0.1 µF, 10%	Vishay
C _{C3}	VJ0805Y182KXXA	Capacitor	805	1800 pF, 10%	Vishay
C _{SS}	VJ0805A123KXAA	Capacitor	805	12 nF, 10%	Vishay
C _{C2}	VJ0805A821KXAA	Capacitor	805	820 pF 10%	Vishay
C _{C1}	VJ0805A330KXAA	Capacitor	805	33 pF, 10%	Vishay
R _{FB2}	CRCW08051002F	Resistor	805	10.0 kΩ 1%	Vishay
R _{FB1}	CRCW08053161F	Resistor	805	3.16 kΩ 1%	Vishay
R _{FADJ}	CRCW08051103F	Resistor	805	110 kΩ 1%	Vishay
R _{C2}	CRCW08051301F	Resistor	805	1.3 kΩ 1%	Vishay
R _{CS}	CRCW08052101F	Resistor	805	2.1 kΩ 1%	Vishay
R _{CC}	CRCW080510R0F	Resistor	805	10.0 Ω 1%	Vishay
R _{C1}	CRCW08053322F	Resistor	805	33.2 kΩ 1%	Vishay
R _{PULL-UP}	CRCW08051003J	Resistor	805	100 kΩ 5%	Vishay

Table 2. Bill of Materials

9.2.4 Example Circuit 3



Figure 43. 12 V to 3.3 V at 4 A, f_{SW} = 300 kHz

9.2.4.1 Design Requirements

This design converts 12 V (V_{IN}) to 3.3 V (V_{OUT}) at a maximum load of 4 A, with a switching frequency of 300 kHz.



9.2.4.2 Detailed Design Procedure

Follow the detailed design procedure in *Detailed Design Procedure*.

9.2.4.3 Bill of Materials

PART	PART NUMBER	PART NUMBER TYPE		DESCRIPTION	VENDOR
U1	LM2743	Synchronous Controller	TSSOP-14		TI
Q1	FDS6898A	Dual N-MOSFET	SOIC-8	20 V, 10 m Ω at 4.5 V, 16 nC	Fairchild
D1	MBR0520LTI	Schottky Diode	SOD-123		
L1	DO3316P-332	Inductor		$3.3~\mu\text{H},5.4$ Arms, 15 m Ω	Coilcraft
C _{IN} 1	16SP100M	Aluminum Electrolytic	10 mm x 6 mm	100 µF, 16 V, 2.89 Arms	Sanyo
C _O 1	6SP220M	Aluminum Electrolytic	10 mm x 6 mm	220 µF, 6.3 V 3.1 Arms	Sanyo
C _{CC} , C _{BOOT,} C _{IN} 2, C _O 2	VJ1206Y104KXXA	Capacitor	1206	0.1 μF, 10%	Vishay
C _{C3}	VJ0805Y222KXXA	Capacitor	805	2200 pF, 10%	Vishay
C _{SS}	VJ0805A123KXAA	Capacitor	805	12 nF, 10%	Vishay
C _{C2}	VJ0805Y332KXXA	Capacitor	805	3300 pF 10%	Vishay
C _{C1}	VJ0805A820KXAA	Capacitor	805	82 pF, 10%	Vishay
R _{FB2}	CRCW08051002F	Resistor	805	10.0 kΩ 1%	Vishay
R _{FB1}	CRCW08052211F	Resistor	805	2.21 kΩ 1%	Vishay
R _{FADJ}	CRCW08051103F	Resistor	805	110 kΩ 1%	Vishay
R _{C2}	CRCW08052611F	Resistor	805	2.61 kΩ 1%	Vishay
R _{CS}	CRCW08054121F	Resistor	805	4.12 kΩ 1%	Vishay
R _{CC}	CRCW080510R0F	Resistor	805	10.0 Ω 1%	Vishay
R _{C1}	CRCW08051272F	Resistor	805	12.7 kΩ 1%	Vishay
R _{PULL-UP}	CRCW08051003J	Resistor	805	100 kΩ 5%	Vishay

Table 3. Bill of Materials



10 Power Supply Recommendations

The LM2743 is a power management device. The power supply for the device is any DC voltage source within the specified input range (see *Design Requirements*).

11 Layout

11.1 Layout Guidelines

In a buck regulator, the primary switching loop consists of the input capacitor and MOSFET switches. Minimixing the area of this loop reduces the stray inductance, and minimizes noise and possible erratic operation. High quality input capacitors should be placed as close as possible to the MOSFET switches, with the positive side of the input capacitor connected directly to the high-side MOSFET drain, and the ground side of the capacitor connected as close as possible to the IOSFET switch ground connection. Connect all of the low power ground connections directly to the SGND pin. Connect the VCC capacitor directly to the PGND pin.

11.2 Layout Example



Figure 44. Layout Recommendation



www.tij.co.jp

12 デバイスおよびドキュメントのサポート

12.1 デバイス・サポート

12.1.1 開発サポート

12.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designer により、LM2743 デバイスを使用するカスタム設計を作成できます。

- 1. 最初に、入力電圧(V_{IN})、出力電圧(V_{OUT})、出力電流(I_{OUT})の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商標

E2E is a trademark of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

www.tij.co.jp

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM2743MTC/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	2743 MTC	Samples
LM2743MTCX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	2743 MTC	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

24-Sep-2024



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal		
	_	Г

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2743MTCX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
LM2743MTCX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0	

TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM2743MTC/NOPB	PW	TSSOP	14	94	530	10.2	3600	3.5
LM2743MTC/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
LM2743MTC/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06

PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated