TEXAS INSTRUMENTS

LM2991

JAJS755I−MAY 1999−REVISED OCTOBER 2016

LM2991 可変型低ドロップアウト負電圧レギュレータ

1 特長

- 出力電圧は-3V～-24V(通常-2V～-25V)の範囲で可変
- 1Aを超える出力電流
- ドロップアウト電圧: 0.6V (1A負荷時の標準値)
- 低い静止電流
- 内部的な短絡電流制限
- 内部的なサーマル・シャットダウン、ヒステリシスあり
- TTL、CMOS互換の$\overline{ON}$/OFFスイッチ
- LM2941シリーズを機能的に補完

2 アプリケーション

- スイッチャ後のレギュレータ
- ローカル、オンカード・レギュレーション
- バッテリ駆動の機器
- 産業用
- 計装機器

3 概要

LM2991は低ドロップアウトの可変負電圧レギュレータで、出力電圧範囲は-3V～-24Vです。LM2991は最大1Aの負荷電流を供給し、$\overline{ON}$/OFFピンを搭載しているためリモートでシャットダウン可能です。

LM2991は新しい回路設計手法により、低いドロップアウト電圧、低い静止電流、低い温度ドリフト係数の高精度基準電圧を実現しています。1A負荷電流でのドロップアウト電圧は通常0.6V (標準値)で、動作温度範囲の全体にわたってワーストケースの1V (最大値)が保証されています。静止電流は負荷電流1A、入出力の電圧差分が3Vを超えるとき、1mA (標準値)です。内部バイアス電源の独自の回路設計により、レギュレータがドロップアウト・モード(V_{OUT} - V_{IN} ≤ -3V)のときは静止電流がわずか9mA (標準値)に制限されます。

LM2991は短絡防止が保証され、サーマル・シャットダウンにヒステリシスが組み込まれていることで、意図せずに長期間の過負荷が発生した場合にもデバイスの信頼性が強化されています。LM2991は5リードのTO-220およびDDPAK/TO-263パッケージで供給され、車載用温度範囲の-40℃～+125℃での動作が規定されています。Mil-Aeroバージョンも利用できます。

製品情報[1]

型番	パッケージ	本体サイズ(公称)
LM2991	DDPAK/TO-263 (5)	10.20mm×9.00mm
	TO-220 (5)	14.99mm×10.16mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

代表的なアプリケーション

Copyright © 2016, Texas Instruments Incorporated

$V_{OUT} = V_{REF} (1 + R2/R1)$

* レギュレータが電源フィルタ・コンデンサから6インチ以上離れている場合に必要です。1μFのソリッド・タンタルまたは10μFのアルミ電解コンデンサをお勧めします。

** 安定性のため必要です。安定性を維持するため、最低10μFのアルミ電解、または1μFの固形タンタルが必要となります。過渡事象中にレギュレーションを維持するために、制限なく増やすことができます。コンデンサは、レギュレータのできるだけ近くに配置します。等価直列抵抗(ESR)は非常に重要で、レギュレータと同じ動作温度範囲にわたって10Ω未満を維持する必要があります。

English Data Sheet: SNVS099

目次

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision H (June 2013) から **Revision I** に変更   **Page**

- 一部の曲線を「アプリケーション曲線」セクションへ移動し、「製品情報」および「ESD定格」の表、「機能概要」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを 追加 1
- Changed footnote 4 of *Abs Max* table and footnote 1 to *Typical Characteristics* to eliminate obsolete thermal values for thetaJA; updated values are in *Thermal Information* 4
- Changed Figure 14 as previous thermal values have been updated 8

Revision G (April 2013) から **Revision H** に変更   **Page**

- ナショナル・セミコンダクターのデータシート・レイアウトからTIフォーマットへ 変更 1

5 Pin Configuration and Functions

KC and NDH Packages
5-Pin TO-220
Top View

Input

5 OUT
4 GND
3 IN
2 $\overline{\text{ON}}$/OFF
1 ADJ

KTT Package
5-Pin DDPAK/TO-263
Top View

Tab is input

5 OUT
4 GND
3 IN
2 $\overline{\text{ON}}$/OFF
1 ADJ

Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	ADJ	I	Feedback pin to the control loop for programming the output voltage.
2	$\overline{\text{ON}}$/OFF	I	Logic high enable input
3	IN	I	Negative Input voltage. Internally connected directly to the thermal tab.
4	GND	—	Ground
5	OUT	O	Regulated output voltage
—	TAB	I	Negative Input voltage. Internally connected directly to the device pin 3. The thermal tab must be connected to a copper area on the PCB at the same potential as device pin 3 (IN) to assure thermal performance, or leave the thermal tab floating. Do NOT connect the thermal tab to any potential other than the same potential at device pin 3. Do NOT connect the thermal tab to ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1] [2]

	MIN	MAX	UNIT
Input voltage	−26	0.3	V
Power dissipation [3]	Internally limited		
Storage temperature, T_{stg}	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
(3) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} − T_A)/R_{\theta JA}$. If this dissipation is exceeded, the die temperature will rise above 125°C, and the LM2991 will eventually go into thermal shutdown at a T_J of approximately 160°C. Refer to *Thermal Shutdown* for more details.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 [1]	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) [1]

	MIN	NOM	MAX	UNIT
Junction temperature, T_J	−40		125	°C
$\overline{ON}$/OFF pin	0		5	V
Maximum input voltage (operational)	−26			V

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.4 Thermal Information

THERMAL METRIC [1]		LM2991			UNIT
		TO-263 (KTT)	TO-220 (NDH) [2]	TO-220 (KC) [2]	
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$ [3]	Junction-to-ambient thermal resistance, High-K	27.8	54.4	56.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.4	30.1	40.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.9	33.2	38.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	6.0	11.6	12.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	10.6	36.2	35.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.7	0.5	0.6	°C/W

(1) For more information about traditional and new thermal metrics, see *Semiconductor and IC Package Thermal Metrics*.
(2) The TO-220 package is vertically mounted in center of a JEDEC High-K test board (JESD 51-7) with no additional heat sink attached. This is a through-hole package; this is NOT a surface-mount package.
(3) Thermal resistance value $R_{\theta JA}$ is based on the EIA/JEDEC High-K printed circuit board defined by JESD51-7 - *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*.

6.5 Electrical Characteristics

V_{IN} = −10 V, V_{OUT} = −3 V, I_{OUT} = 1 A, C_{OUT} = 47 µF, R1 = 2.7 kΩ, T_J = 25°C, unless otherwise specified.

PARAMETER	TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
Reference voltage	5 mA ≤ I_{OUT} ≤ 1 A	−1.234	−1.210	−1.186	V
	5 mA ≤ I_{OUT} ≤ 1 A, V_{OUT} − 1 V ≥ V_{IN} > −26 V −40°C ≤ T_J ≤ 125°C	−1.27		−1.15	V
Output voltage (V_{OUT})			−2	−3	V
	V_{IN} = −26 V	−24	−25		V
Line regulation	I_{OUT} = 5 mA, V_{OUT} −1 V > V_{IN} > −26 V		0.004	0.04	%/V
Load regulation	50 mA ≤ I_{OUT} ≤ 1 A		0.04%	0.4%	
Dropout voltage	I_{OUT} = 0.1 A, ΔV_{OUT} ≤ 100 mV		0.1	0.2	V
	I_{OUT} = 0.1 A, ΔV_{OUT} ≤ 100 mV −40°C ≤ T_J ≤ 125°C			0.3	
	I_{OUT} = 1 A, ΔV_{OUT} ≤ 100 mV		0.6	0.8	V
	I_{OUT} = 1 A, ΔV_{OUT} ≤ 100 mV −40°C ≤ T_J ≤ 125°C			1	
Quiescent current	I_{OUT} ≤ 1 A		0.7		mA
	I_{OUT} = 1 A, −40°C ≤ T_J ≤ 125°C			5	
Dropout quiescent current	V_{IN} = V_{OUT}, I_{OUT} ≤ 1 A		16	50	mA
Ripple rejection	V_{ripple} = 1 V_{RMS}, f_{ripple} = 1 kHz, I_{OUT} = 5 mA	50	60		dB
Output noise	10 Hz to 100 kHz, I_{OUT} = 5 mA		200	450	µV
$\overline{ON}$/OFF input voltage	V_{OUT}: ON		1.2		V
	V_{OUT}: ON −40°C ≤ T_J ≤ 125°C			0.8	
	V_{OUT}: OFF		1.3		V
	V_{OUT}: OFF, −40°C ≤ T_J ≤ 125°C	2.4			
$\overline{ON}$/OFF input current	$V_{\overline{ON/OFF}}$ = 0.8 V, V_{OUT}: ON		0.1	10	µA
	$V_{\overline{ON/OFF}}$ = 2.4 V, V_{OUT}: OFF		40	100	
Output leakage current	V_{IN} = −26 V, $V_{\overline{ON/OFF}}$ = 2.4 V, V_{OUT} = 0 V		60	150	µA
Current limit	V_{OUT} = 0 V	1.5	2		A

(1) Typicals are at T_J = 25°C and represent the most likely parametric norm.

6.6 Typical Characteristics

Figure 1. Dropout Voltage

**Figure 2. Normalized Output Voltage**

Figure 3. Output Voltage

Figure 4. Output Noise Voltage

Figure 5. Quiescent Current

Figure 6. Maximum Output Current

## Typical Characteristics (continued)

Figure 7. Maximum Output Current

Figure 8. Ripple Rejection

Figure 9. Output Impedance

Figure 10. $\overline{\text{ON}}$/OFF Control Voltage

Figure 11. Adjust Pin Current

Figure 12. Low Voltage Behavior

Typical Characteristics (continued)

Figure 13. Maximum Power Dissipation (TO-220)


Figure 14. Maximum Power Dissipation (DDPAK/TO-263)

7 Detailed Description

7.1 Overview

The LM2991 is a five-pin, low-dropout, 1-A negative adjustable voltage regulator and negative power supply, ideally suited for a dual-supply system when using together with LM2941 series. The device may also be used as an adjustable current-sink load.

7.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 $\overline{ON}$/Off Pin

The LM2991 regulator can be turned off by applying a TTL or CMOS level high signal to the $\overline{ON}$/OFF pin. The impedance of the voltage source driving the $\overline{ON}$/OFF pin must be low enough to source the $\overline{ON}$/OFF pin input current to meet the OFF threshold voltage level, 100 µA maximum at 2.4 V.

If the $\overline{ON}$/OFF function is not needed, connect the pin to GND. The $\overline{ON}$/OFF pin should not be left floating, as this is not an ensured operating condition. See Figure 15.

7.3.2 Forcing The Output Positive

Due to an internal clamp circuit, the LM2991 can withstand positive voltages on its output. If the voltage source pulling the output positive is DC, the current must be limited to 1.5 A. A current over 1.5 A fed back into the LM2991 could damage the device. The LM2991 output can also withstand fast positive voltage transients up to 26 V, without any current limiting of the source. However, if the transients have a duration of over 1 ms, the output should be clamped with a Schottky diode to ground.

7.3.3 Thermal Shutdown

The LM2991 has an internally set thermal shutdown point of typically 160°C, with approximately 10°C of hysteresis. This thermal shutdown temperature point is outside the specified *Recommended Operating Conditions* range, above the *Absolute Maximum Ratings*, and is intended as a safety feature for momentary fault conditions only. Avoid continuous operation near the thermal shutdown temperature as it may have a negative affect on the life of the device.

7.4 Device Functional Modes

7.4.1 Operation with $V_{OUT(TARGET)}$ −5 V ≥ V_{IN} > −26 V

The device operates if the input voltage is within $V_{OUT(TARGET)}$ −5 V to −26 V range. At input voltages beyond the V_{IN} requirement, the devices do not operate correctly, and output voltage may not reach target value.

8 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM2991 is a 1-A negative adjustable voltage regulator with an operating V_{IN} range of –6 V to –26 V, and a regulated V_{OUT} having 5% accuracy with a maximum rated I_{OUT} current of 1 A. Efficiency is defined by the ratio of output voltage to input voltage because the LM2991 is a linear voltage regulator. To achieve high efficiency, the dropout voltage ($V_{IN} – V_{OUT}$) must be as small as possible, thus requiring a very low dropout LDO.

Successfully implementing an LDO in an application depends on the application requirements. If the requirements are simply input voltage and output voltage, compliance specifications (such as internal power dissipation or stability) must be verified to ensure a solid design. If timing, start-up, noise, PSRR, or any other transient specification is required, the design becomes more challenging.

8.2 Typical Application

Copyright © 2016, Texas Instruments Incorporated

Figure 15. LM2991 Typical Application With Adjustable Current Sink

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	DESIGN REQUIREMENT
Input voltage	–26 V to –5 V
Output voltage	–2 V to –25 V (typical)
Output current	up to 1 A

8.2.2 Detailed Design Procedure

At 400-mA loading, the dropout of the LM2991 has 1-V maximum dropout over temperature, thus an –5 V headroom is sufficient for operation over both input and output voltage accuracy. The efficiency of the LM2991 in this configuration is V_{OUT} / V_{IN} = 50%.

To achieve the smallest form factor, the TO-263 (KTT) package is selected. Select input and output capacitors in accordance with the *External Capacitors* section. Aluminum capacitances of 470 μF for the input and 50-μF capacitors for the output are selected. With an efficiency of 50% and a 400-mA maximum load, the internal power dissipation is 2000 mW, which corresponds to 82.5°C junction temperature rise for the TO-263 package. With an 25°C ambient temperature, the junction temperature is at 107.5°C.

8.2.2.1 External Capacitors

The LM2991 regulator requires an output capacitor to maintain stability. The capacitor must be at least 10-μF aluminum electrolytic or 1-μF solid tantalum. The equivalent series resistance (ESR) of the output capacitor must be less than 10 Ω, or the zero added to the regulator frequency response by the ESR could reduce the phase margin, creating oscillations. An input capacitor, of at least 1-μF solid tantalum or 10-μF aluminum electrolytic, is also needed if the regulator is situated more than 6 inches from the input power supply filter.

8.2.2.1.1 Input Capacitor

TI recommends a solid tantalum or ceramic capacitor whose value is at least 1 μF, but an aluminum electrolytic (≥ 10 μF) may be used. However, aluminum electrolytic types should not be used in applications where the ambient temperature can drop below 0°C because their internal impedance increases significantly at cold temperatures.

8.2.2.1.2 Output Capacitor

The output capacitor must meet the ESR limits shown in Figure 16, which means it must have an ESR between about 25 mΩ and 10 Ω.

Figure 16. Output Capacitor ESR Range

A solid tantalum (value ≥ 1 μF) is the best choice for the output capacitor. An aluminum electrolytic (≥ 10 μF) may be used if the ESR is in the stable range.

It should be noted that the ESR of a typical aluminum electrolytic will increase by as much as 50× as the temperature is reduced from 25°C down to −40°C, while a tantalum exhibits an ESR increase of about 2× over the same range. For this and other reasons, aluminum electrolytics should not be used in applications where low operating temperatures occur.

The lower stable ESR limit of 25 mΩ means that ceramic capacitors can not be used directly on the output of an LDO. A ceramic (≥ 2.2 μF) can be used on the output if some external resistance is placed in series with it (1 Ω recommended). Dielectric types X7R or X5R must be used if the temperature range of the application varies more than ± 25° from ambient to assure the amount of capacitance is sufficient.

8.2.2.2 Ceramic Bypass Capacitors

Many designers place distributed ceramic capacitors whose value is in the range of 1000 pF to 0.1 µF at the power input pins of the IC's across a circuit board. These can cause reduced phase margin or oscillations in LDO regulators.

The advent of multi-layer boards with dedicated power and ground planes has removed the trace inductance that (previously) provided the necessary "de-coupling" to shield the output of the LDO from the effects of bypass capacitors.

Avoid these capacitors, if possible; if ceramic bypass capacitors are used, keep them as far away from the LDO output as is practical.

8.2.2.3 Minimum Load

A minimum load current of 500 µA is required for proper operation. The external resistor divider can provide the minimum load, with the resistor from the adjust pin to ground set to 2.4 kΩ.

8.2.2.4 Setting The Output Voltage

The output voltage of the LM2991 is set externally by a resistor divider using Equation 1:

$$V_{OUT} = V_{REF} \times (1 + R_2/R_1) - (I_{ADJ} \times R_2)$$

where

- $V_{REF} = -1.21$ V   (1)

The output voltage can be programmed within the range of −3 V to −24 V, typically an even greater range of −2 V to −25 V. The adjust pin current is about 60 nA, causing a slight error in the output voltage. However, using resistors lower than 100 kΩ makes the error due to the adjust pin current negligible. For example, neglecting the adjust pin current, and setting R2 to 100 kΩ and V_{OUT} to −5 V, results in an output voltage error of only 0.16%.

8.2.2.5 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the thermal tab is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 2.

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT}) \times I_{OUT}$$ (2)

Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage (V_{DO}). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A), according to Equation 3 or Equation 4:

$$T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)})$$ (3)

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA}$$ (4)

Unfortunately, this $R_{\theta JA}$ is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper area acting as a heat sink.

8.2.2.6 *Estimating Junction Temperature*

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics (Ψ_{JT} and Ψ_{JB}) are given in *Thermal Information* and are used in accordance with Equation 5 or Equation 6.

$$T_{J(MAX)} = T_{TOP} + (\Psi_{JT} \times P_{D(MAX)})$$

where

- $P_{D(MAX)}$ is explained in Equation 4
- T_{TOP} is the temperature measured at the center-top of the device package.   (5)

$$T_{J(MAX)} = T_{BOARD} + (\Psi_{JB} \times P_{D(MAX)})$$

where

- $P_{D(MAX)}$ is explained in Equation 4
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.   (6)

For more information about the thermal characteristics Ψ_{JT} and Ψ_{JB}, see *Semiconductor and IC Package Thermal Metrics*; for more information about measuring T_{TOP} and T_{BOARD}, see *Using New Thermal Metrics*; and for more information about the EIA/JEDEC JESD51 PCB used for validating $R_{\theta JA}$, see *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs*. These application notes are available at www.ti.com..

8.2.3 Application Curves

Figure 17. Line Transient Response

Figure 18. Load Transient Response

8.2.4 Additional Application Circuits

Figure 19. Fully Isolated Post-Switcher Regulator

9 Power Supply Recommendations

The LM2991 is designed to operate from an input voltage supply range between –6 V and –26 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well regulated.

10 Layout

10.1 Layout Guidelines

The dynamic performance of the LM2991 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the device. Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LM2991, and as close as is practical to the package. The ground connections for C_{IN} and C_{OUT} must be back to the LM2991 GND pin using as wide and short of a copper trace as is practical.

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the IN, OUT, and GND pins of the LM2991 using traces which do not have other currents flowing in them (Kelvin connect). The best way to do this is to lay out C_{IN} and C_{OUT} near the device with short traces to the IN, OUT, and GND pins. The regulator ground pin must be connected to the external circuit ground so that the regulator and its capacitors have a single-point ground.

Stability problems have been seen in applications where vias to an internal ground plane were used at the ground points of the LM2991 device and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. Using a single point ground technique for the regulator and its capacitors fixed the problem.

Because high current flows through the traces going into the IN pin and coming from the OUT pin, Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

10.2 Layout Example

Figure 20. LM2991 TO-263 Board Layout

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 デバイスの関連用語

ドロップアウト電圧: 入出力電圧の差分がこの値に達すると、回路はそれ以上の入力電圧低減に対するレギュレートを中止します。ドロップアウト電圧は、出力電圧が(V_{OUT} + 5V)入力で得られる公称値よりも100mV低下したときに測定され、負荷電流や接合部温度に依存します。

入力電圧: 入力端子に印加されるDC電圧で、グランドとの相対電圧。

入出力の差分: レギュレートされていない入力電圧と、レギュレータの動作対象であるレギュレートされた出力電圧との電位差。

ライン・レギュレーション: 入力電圧の変化に対する出力電圧の変化。この測定は、消費電力の低い状況、またはパルス技法を使用して、チップの平均温度が大きな影響を受けないように行われます。

負荷レギュレーション: 一定のチップ温度での、負荷電流の変化に対する出力電圧の変化。

長期的安定性: 加速寿命テスト状況において、最大定格の電圧と接合部温度で1000時間動作後の出力電圧の安定性。

出力ノイズ電圧: 出力でのrms AC電圧で、一定の負荷と入力リップルなしの状況において、指定の周波数範囲にわたって測定されます。

静止電流: 正の入力電流のうち、正の負荷電流に寄与しない部分。レギュレータのグランド・リード電流。

リップル除去: ピーク・ツー・ピークの入力リップル電圧と、ピーク・ツー・ピークの出力リップル電圧との比率。

V_{OUT}の温度安定性 室温から、上下いずれかの限界温度まで遷移したときの温度変化に対する出力電圧の変化割合。

11.2 関連資料

詳細情報については、以下を参照してください。
- *『半導体およびICパッケージの熱指標』*
- *『新しい温度指標の使用』*
- *『JEDEC PCB設計を使用するリニアおよびロジック・パッケージの熱特性』*

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「*通知を受け取る*」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商標

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM2991S/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	45	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LM2991S P+	Samples
LM2991SX/NOPB	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS-Exempt & Green	SN	Level-3-245C-168 HR	-40 to 125	LM2991S P+	Samples
LM2991T/LB03	OBSOLETE	TO-220	NDH	5		TBD	Call TI	Call TI		LM2991T P+	
LM2991T/LF03	ACTIVE	TO-220	NDH	5	45	RoHS-Exempt & Green	SN	Level-1-NA-UNLIM		LM2991T P+	Samples
LM2991T/NOPB	ACTIVE	TO-220	KC	5	45	RoHS-Exempt & Green	SN	Level-1-NA-UNLIM	-40 to 125	LM2991T P+	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2991SX/NOPB	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2991SX/NOPB	DDPAK/TO-263	KTT	5	500	356.0	356.0	45.0

TUBE

T - Tube height

L - Tube length

W - Tube width

B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM2991S/NOPB	KTT	TO-263	5	45	502	25	8204.2	9.19
LM2991T/LF03	NDH	TO-220	5	45	502	30	30048.2	10.74
LM2991T/NOPB	KC	TO-220	5	45	502	33	6985	4.06

3.05
2.54

10.67
9.65

A

∅ 3.71-3.96

6.86
5.69

2X (R1)
OPTIONAL

9.25
7.67

(4.25)

C

PIN 1 ID
(OPTIONAL)

14.73
12.29

1   5

5X 1.02
    0.64

⊕ 0.25Ⓜ C A B

4X 1.7

6.8

4.83
4.06   B

1.40
1.14

OPTIONAL
CHAMFER

16.51
MAX

0.61
0.30

3.05
2.03

8.89
6.86

(6.275)

12.88
10.08

NOTE 3

1   5

4215009/A   01/2017

NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Shape may vary per different assembly sites.

0.07 MAX
ALL AROUND

(1.45)

METAL
TYP

PKG

4X (1.45)

0.07 MAX
ALL AROUND

(2)

PKG

4X (2)

(R0.05) TYP

1

5

FULL R
TYP

5X (∅ 1.2)

(1.7) TYP

SOLDER MASK
OPENING, TYP

(6.8)

LAND PATTERN
NON-SOLDER MASK DEFINED
SCALE:12X

4215009/A   01/2017

NDH0005D

0.110 ± 0.010
2.79 ± 0.25

φ 0.151 ± 0.002
3.84 ± 0.05

0.035 ± 0.005   TYP
0.89 ± 0.13

0.400 +0.015 −0.005
10.16 +0.38 −0.13

0.067 ± 0.005   TYP
1.70 ± 0.13

0.340 ± 0.010
8.64 ± 0.25

PIN ONE ID

0.250 ± 0.010
6.35 ± 0.25

0.134 ± 0.015
3.40 ± 0.38

0.015 +0.010 −0.002
0.38 +0.25 −0.05

TAPERED SIDES 1°

0.343
0.324
8.70
8.24

0.180 ± 0.005
4.57 ± 0.13

0.105
2.67

SEATING PLANE

0.050 ± 0.002
1.27 ± 0.05

0.622
15.80

0.176 ± 0.009
4.47 ± 0.23

0.704
17.88

T05D (REV A)

KTT0005B

10° ±3° TYP

.270±.010
[6.86±0.25]

.400⁺·⁰¹⁰₋·₀₀₅
[10.16⁺⁰·²⁵₋₀.₁₂]

4X .067
[1.7]

5X .028-.038
[0.71-0.97]

⊕ .010 [0.25]Ⓜ C AⓂ BⓂ

PIN 1 ID

A

B

.340±.010
[8.64±0.25]

.050 MAX
[1.27]

7°   7°

R.030 MAX TYP
[0.76]

.015-.030
[0.38-0.76]

.180⁺·⁰⁰³₋·₀₀₅
[4.57⁺⁰·⁰⁸₋₀.₁₃]

C

.006 [0.15]

.050±.002
[1.27±0.05]

TAPPERED
SIDE 1°

.030
[0.76] GAGE PLANE

.004 [0.1]

0°-6°

0°-6°

.000-.006
[0-0.15]
NOTE 4

.078
[1.98]

.565 MAX
[14.35]

.200 MIN
[5.08]

.200 MIN
[5.08]

BOTTOM SIDE OF PACKAGE

(.558)
[14.17]

(.275)
[6.99]

(5X .042)
[1.07]

(.425)
[10.8]

(.328)
[8.33]

(4X .067)
[1.7]

(.075)
[1.91]

(5X .085)
[2.16]

LAND PATTERN RECOMMENDATION

CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

TS5B (Rev D)